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Spacebome and military communications hardware demands very high speed
circuitry even under high radiation exposure. GaAs field effect transistors have the
desirable quality that they possess rapid switching rates and are inherently more resistant
to total-dose radiation induced failure than their silicon CMOS counterparts. This thesis
project involves the design, simulation, submission for fabrication, testing, and evaluation
of a 1-GHz, 7-bit, pseudo-noise sequence generator (PNSG) which has numerous
communications applications, particularly in spread-spectrum communications. The
basic design of the PNSG is provided first, then topology-specific design considerations
are covered for directly-coupled FET logic (DCFL) and two-phase dynamic FET logic
(TDFL) implementations. Analysis and comparison of circuit performance characteristics
are completed, demonstrating the significant improvements in speed, layout area, and
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I. INTRODUCTION
As society's dependence on technology-based solutions increases at a growing
rate, the demand for very high speed digital processing and communications equipment
grows commensurately. Gallium arsenide (GaAs) semiconductor-based chips offer
substantial speed improvement over their silicon counterparts. Satellite-borne digital
hardware has the additional demand that it be radiation hardened because of the hostile
radiation environment of space. Here, too, GaAs offers an inherent advantage as it
possesses a higher tolerance to total-dose radiation effects than comparable silicon-based
hardware.
Spread spectrum communications systems employ pseudo-random or pseudo-
noise sequences extensively for purposes of synchronization and encoding. These
systems would be served well by improvements in the speed, power consumption, and
radiation tolerance of the pseudo-noise sequence generators (PNSG) they utilize. Such
improvements are available through the use of GaAs integrated circuits.
This thesis addresses the issue of GaAs circuit design, layout, and characterization
through the implementation of a 7-bit PNSG. Of primary focus are the differences
between static and dynamic logic topologies, particularly the power savings afforded by
the dynamic logic implementation. Chapter II will provide background information
concerning GaAs characteristics and GaAs FETs. Chapter III reviews the basics of the




A. HISTORICAL REVIEW OF GaAs ICs
GaAs is a III-V compound semiconductor, meaning its elemental components
gallium and arsenic are found in columns III and V of the Periodic Table of Elements. It
has been used as a semiconductor since the 1960's; the first diffusion gate structure GaAs
transistor was fabricated in 1967 with a frequency range in the low MHz. By 1971 the
technology had matured to the point where a 1 jxm gate length FET could be created with
useable gain up to 18 GHz. Initial uses of GaAs focused on circuits requiring strong high
frequency performance or that took advantage of optical properties of GaAs; these
included microwave amplifiers and opto-electronic devices such as light-emitting diodes
(LEDs), laser diodes, and optical sensors. Digital uses have followed with the first small
scale GaAs ICs being produced in the early 1970's. The rapid switching time
characteristic of GaAs FETs has made their use particularly attractive to efforts
demanding high-speed circuitry. While the scale of integration in GaAs ICs has lagged
behind that of silicon complementary metal-oxide-semiconductor (CMOS) FETs,
numerous large scale ICs (LSI) components have been produced in GaAs and some very
large scale IC (VLSI) components have been demonstrated. Contributing to this
developmental lag has been the difficulty in obtaining low defect density materials
required for high yield processes. Additionally, the inability to develop p-Schottky
barrier junctions has prevented the realization of p-channel MESFETs (metal
semiconductor field effect transistor). Some progress has been made in developing
complementary GaAs processes but much of the GaAs design still makes exclusive use of
n-modeGaAsFETs.[l,4]
B. CHARACTERISTICS OF GaAs
As with any technology, GaAs offers both advantages and disadvantages to the
digital circuit designer. The primary benefits of using GaAs are its superior power-delay
product and its inherent total dose and dose rate radiation hardness. Some of the
challenges inherent in GaAs use include greater difficulty in creating complementary
logic FETs, higher fabrication costs, and heat dissipation problems. In this section, the
characteristics of GaAs are briefly examined.
1. Carrier Mobility
The speed advantage that GaAs enjoys over Si is due primarily to the significantly
higher electron mobilities. Carrier mobility is defined as the ratio of the carrier velocity
to the electric field present and is expressed in units of cm A^sec. For low electric fields
(lEI < 4 kV/cm), GaAs electron mobility is dramatically higher than that of Si,
5000 cm'A/sec as compared to 800 cm*^A^sec at a donor concentration of lO'^/cm . This
high electron mobility translates into higher transconductance and thus, dramatically
faster switching times for the FET. A more revealing parameter of a logic technology is
its power-delay product which provides a clearer sense for how much power must be
exf)ended to achieve a desired circuit speed. The power-delay product of a logic gate is
calculated by taking the product of the gate delay by the average power consumed by the
gate. When comparing equivalent size circuits, GaAs enjoys an approximate five-fold
advantage over silicon in power-delay product. [1,4]
The electron mobility of GaAs is impressive in comparison to Si but the hole
mobility is not. A typical low-field hole mobility for p-type GaAs is on the order of
250 cm^A^sec compared to about 300 cm^A^sec for p-type Si. GaAs shows more than
an order of magnitude difference between its electron and hole mobilities. The inability
to fabricate p-channel MESFETs has been a primary factor in the difficulty of creating
commercially viable complementary logic using GaAs MESFETs. [1]
2. GaAs: a Semi-Insulator
Another characteristic of GaAs is that its intrinsic resistivity is considerably
higher than that of silicon. The higher intrinsic carrier density of silicon demands the use
of isolation to prevent leakage between devices. P/N junctions are used which result in
higher parasitic capacitances. GaAs is largely spared the necessity of doped wells due to
lis higher resistivity, thus parasitic capacitances are reduced. This further increases the
high frequency performance of GaAs reTs. [1]
While the substrate has a higher natural resistivity, efforts to create a thin,
effective oxide layer for insulating gate junctions have not been particularly successful.
For this reason, a GaAs metal-oxide-semiconductor has not become available for
production. Instead, the use of a Schottky metal layer directly on top of the channel is the
fabrication standard for GaAs. This configuration is referred to as a metal-semiconductor
reT or MESFET. The disadvantage of the MESFET is that current can flow through the
gate electrode to the source. This gate-source conduction effectively clamps the input
high voltage of a GaAs MESFET to the threshold voltage of the Schottky barrier diode
which forms at the metal-semiconductor junction; the Schottky diode typically has a
threshold voltage of 0.6 to 0.7 V. Pinchoff voltages are limited by this effect and FET
threshold voltages must be kept well below these values. This forces noise margins for
GaAs to be in the range of 100-250 mV. Figure 1 shows the basic difference in design
between a GaAs MESFET and a Si MOSFET.
Metal gale ConiacI
Semi - iiuulaiing GaAs
(a)
Polysilicon gate
\ / Gate oxide
p-Silicon
Figure 1 Cross-section of (a) MESFET and (b) MOSFET from Ref. [1].
3. Radiation Hardness
GaAs enjoys an inherently higher total-dose radiation immunity than its silicon
counterpart. Because GaAs MESFETs do not utilize a gate oxide which changes charge
state when exposed to ionizing radiation, GaAs MESFETs are immune to total ionizing
dose effects. The surface of the GaAs substrate contains a high density of energy states
which act to absorb charge. This charge collection behavior is the key to GaAs radiation
hardness because radiation produces stray currents (moving charges) which have the
potential of upsetting the proper behavior of the transistor. The long-term benefit of
surface absorption in GaAs is that device parameters (Vj and parasitic resistance) remain
fixed and large surface currents are suppressed to a much greater extent than in Si.
Radiation effects are typically broken into three main categories: total-dose
effects, dose-rate effects, and single event effects (SEE). GaAs is less susceptible to
dose-rate effects due to its higher inherent resistivity. The two most important SEEs are
single event induced latchup and single event upsets (SEUs). Because GaAs makes no
use of well structures, the former can not occur in GaAs circuits. SEUs can occur as a
result of a single cosmic particle inducing photo-currents in the depleted channel of the
MESFET. GaAs has a wider band gap energy than Si and thus tends to be less sensitive
to transient radiation effects, provided the GaAs substrate is undoped and of high quality.
[2, 7]
4. Thermal Conductivity
GaAs has a lower thermal conductivity that Si. This means that for equal power
consumption, the GaAs chip will run hotter as it is unable to deliver the heat away from
the inner chip as quickly. This, in turn, leads to higher thermal gradients across the GaAs
chip. This characteristic means that when designing LSI and VLSI GaAs chips, heat
dissipation issues are more critical than with Si semiconductors.
5. Fabrication Cost
The lower noise margins of GaAs result in reduced yields for VLSI chips in
comparison to Si chips of comparable complexity. Also, GaAs crystal growth is less
mature than that of Si so that GaAs wafers are generally smaller and of poorer quality
resulting in fewer functional chips per wafer. These effects add up to higher cost per
functional chip. 14] Historically, this higher cost has meant that GaAs was viewed as a
more exotic solution, used only when cost was secondary in importance to speed and
radiation hardness. Military and space-based applications were some of the first to take
advantage of GaAs digital circuitry. In the last three years, substantial progress has been
made in MESFET technology such that its commercial use has grown significantly.
C. N-TYPE AND P-TYPE MESFET'S
When a semiconductor material such as GaAs is undoped, it generally has a fairly
high resistivity. In the case of GaAs, this resistivity is typically on the order of 10^ to
10* iicm [ 1 ]. As was stated in the last chapter, GaAs is often referred to as semi-
insulating rather than semi-conducting. When a dopant is added to the semiconductor, a
surplus or deficit of conducting electrons is established. If the doping creates a surplus of
electrons, such as is the case when phosphorous is the dopant, this state is referred to as
an n-type material because the electrons carry a negative charge. Conversely, a dopant
that creates a deficit of conducting electrons, beryllium for example, forms a p-type
material because a shortage of electrons, or holes as they are known, have a positive
charge. As previously mentioned, p-channel transistors in GaAs have a much lower
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carrier mobility than n-type, as much as 20 times lower. This disparity makes
complementary MESFETs more challenging to produce. This thesis project, therefore,
makes exclusive use of n-type GaAs FETs.
D. E-MODE AND D-MODE MESFET'S
While the FETs of this thesis will rely on electrons as the carrier, that is n-type
FETs, it is possible to adjust the threshold voltage, Vt, of a transistor such that it either
conducts or does not conduct when the gate-source voltage, Vgs, is at zero volts.
1. Depletion-mode FET
If the threshold voltage, Vt, is less than OV, then the FET is said to be a depletion-
mode FET (DFET). The transistor is said to be "ON" when the gate-to-source
voltagcVcs, is greater than the threshold voltage, Vj. A typical value of Vj for a DFET
is around -0.85V. By increasing the donor concentration immediately below the gate, the
transistor will conduct with zero voltage applied to the gate; a typical DFET doping
concentration at the surface is lE18/cm\ Only if a sufficiently strong negative voltage is
applied to the gate will the electron carriers be displaced to a lower position rendering the
transistor effectively non-conducting, or "off." When DFETs are used, Vqs is normally
kept at a positive level throughout the operating range of the circuit. Circuits that use
DFETs exclusively have the problem of unequal input/output logic levels. This requires
added circuitry, additional power supply rails, and generally greater power consumption.
The primary advantage of DFET-only circuits is that the voltage swings between logic
levels can be larger which increases noise margins. [4] This thesis, however, makes use
of E/D MESFETs which use DFETs for pull-up to Vdd and EFETs for switching to
ground.
2. Enhancement-mode FET
If Vt is great than OV, then the FET is considered an enhancement-mode FET
(EFET). In the case of EFETs, the channel below the gate is not as heavily doped as with
DFETs such that with no voltage applied to the gate, the channel is effectively non-
conducting. The surface doping concentration for an EFET is normally in the range of
5E17/cm . When a positive voltage of ample magnitude is applied to the gate, however,
electron carriers are drawn into the channel producing a conducting path between the
source and drain. This threshold voltage, Vj, of the GaAs EFET is nominally 0.25V.
EFETs have the characteristic that above a certain gate-source voltage, Vgs, current flows
from gate to source. This gate conduction is a Schottky barrier diode and typically is
forward biased at around 0.7V. Consequently, with EFETs the voltage swing between
logic levels is limited by the forward gate-source conduction. This smaller voltage range
for Vgs combined with the low Vt demands that the threshold voltage be tightly
controlled and very uniform, both within a chip and between chips. Deviations in Vt
introduce possible logic errors and thus reduce yield. Additionally, the smaller voltage




A logic topology which does not rely on any clocking and where the output
depends only on the input values propagating through the circuitry is said to be static.
One type of static logic is called ratioed-logic because the speed, power, high and low
voltages, and noise margins depend heavily on the ratio of the lengths and widths of the
FETs used. In ratioed static logic, static power is dissipated which is to say that current is
flowing (by design) from supply to ground while the gate is at a particular logic state.
There are several common static logic topologies in GaAs, including directly-coupled
FET logic (DCFL), super-buffer PET logic (SBFL), source-coupled FET logic (SCFL),
capacitor-coupled logic (CCL), and capacitor-diode FET logic (CDFL). The static
implementation of the PNSG in this thesis was designed and fabricated using DCFL with
superbuffers used as necessary when internal current demands warranted their use. DCFL
will be discussed in more detail below.
2. Design Considerations
The design of GaAs static circuitry is complicated by the lack of standards, unlike
Si where factors such as logic levels, supply voltages, and preferred topologies have a
much higher degree of commonality in the industry. Further complicating GaAs static
design is the variation of threshold voltage from one fabrication process to another. [ 1 ]
The most basic fabrication parameters over which the digital designer has control
are the width and length of the gate. Generally, as gate width is increased, power and
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speed go up because a wider gate can support a larger current. However, the layout area
and gate capacitance are increased as well. Supply voltage can also be adjusted. When
the supply voltage is reduced, power consumption generally follows but then voltage
swings and current are also reduced resulting in lower noise margins and lower speed
operation. It is up to the design engineer to determine what performance is required and
what tradeoffs they are willing to make to obtain the desired circuit behavior in speed,
power, layout area, yield and cost.
Static noise margins are determined primarily by the voltage gain of the circuit,
the power supply voltage, and the symmetry of the transfer curve. Static noise margins
generally describe how tolerant the gate output is to voltage swings at the input. It should
be clear that circuitry which utilizes a smaller voltage swing will be very likely to have








Figure 2 DCFL Inverter
Figure 2 depicts a basic DCFL inverter. Note that Ql , a DFET, is being used as a
pull-up to Vdd and is often referred to as a "load" FET. Q2, an EFET, seiA^es as the
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switching transistor. It can be seen tiiat the input voltage is limited by the gate-source
conduction of the switching EFET to the threshold voltage of the Schottky barrier diode.
While this reduced voltage swing tends to improve speed, noise margins suffer. In order
to get a fairly symmetric transfer curve using the minimum gate length for the EFET and
the minimum gate width for the DFET, the inverters used in this thesis contain EFET
gates that are 16 |j.m in width and 0.8 |im in length and DFET gates that are 2.0 fxm wide
and 1.6 |i,m in length. In designing a DCFL GaAs circuit, it is important to insure that the
output low voltage is safely below the threshold voltage of the EFET to provide for
proper operation. Scaling the transistor widths and heights is the primary method of
achieving this objective. Because of the negative impact on speed and noise margins that
placing two EFETs in series has, the use of NAND gates was avoided entirely in this
thesis, in both the DCFL and TDFL designs. Instead, NOR gates and inverters were
utilized exclusively.
The advantage of the DCFL topology is its simplicity with few circuit elements
per gale. This manifests itself in lower interconnect parasitics, greater gate density,
reduced power consumption (compared to other high speed static logic circuits), and
higher speed. [8] While DCFL does offer reasonable power per gate, it does have the
disadvantage that when the output is low, the inverter is sinking current from Vdj to
ground. That is to say, the DCFL topology consumes considerable static power when the
output is low. It is this static power consumption which has motivated efforts to develop




Because of the difficulty involved in producing a viable complementary MESFET
logic topology, static GaAs MESFET circuitry is subject to the substantial static power
consumption described previously. Offering substantial reduction in static power
consumption are logic topologies which rely on a clocking signal for their basic
operation; such circuits are termed dynamic logic. The dramatic static power reduction is
brought about by employing clocking to prevent a closed current path from existing
between power and ground. Dynamic logic is often called non-ratioed-logic because
circuit performance characteristics do not depend on the width and length ratios between
FETs to the extent they do in static logic. This non-ratioed characteristic means that
dynamic logic FETs can generally be made minimum size, thus requiring less layout area
than a functionally equivalent static circuit. Various domino logic families and two-phase
dynamic PET logic (TDFL) are the primary dynamic logic topologies in use with GaAs.
The dynamic implementation of the PNSG in this thesis was designed and fabricated
using the TDFL topology.
2. Theory of Operation
A dynamic circuit has two phases of operation, a precharge phase and an evaluate
phase. Looking at the TDFL inverter in Figure 3, it can be seen that when <t>l is asserted
high and 02 is low the output of the inverter will be charged high through Q2; this is the
precharge phase and the output is always high during precharge. When <t>l goes low and
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02 goes high, the output will either discharge to ground through Q3 and Q4 or float high
depending on the input voltage controlling Q4; this is the evaluate phase. This precharge-
evaluate cycle is the essence of dynamic logic and it should be clear that the same
transistors which regulate the precharging and evaluation are simultaneously preventing a





Figure 3 (a) TDFL Inverter and (b) Non-Overlapping Clocks, Ol and 02
As was stated, dynamic logic offers dramatic savings in power and more modest
improvements in layout area, but at what cost? The principal costs of dynamic logic are
increased routing since every dynamic gale now requires one or more clocking inputs.
This adds metallization and parasitic capacitance. An additional drawback to dynamic
logic is that charge redistribution issues significantly impact the fan-out potential of a
circuit. The output "floats" high since it is not being driven statically by the supply
voltage, thus every gate that draws on the output pulls that output voltage lower. If the
output feeds loo many subsequent gates with excessive associated capacitance, the charge
sharing will result in the output signal being pulled so low that its proper value is lost.
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The effect of increasing the fan-out of a gate can be seen in the HSpice simulation of
Figure 4 in which a TDFL inverter with a switching EFET width of 6.0 ^.m and a
9.2x9.2p,m capacitive EFET is tested driving fan-outs of 1, 2, 4, 6, and 12. Note that at
1.0, 2.0, and 5.0 ns the highest output value represents a simulated fan-out of one and the
lowest, a fan-out of twelve. Clearly, the higher fan-out situation will experience reduced
noise margins.
TDFL Inverter Output for Fan-Out of 1, 2, 4, 6, 12 6.0u EFET
A fan_out_te-
"3 Fan_Out_l
1 . On 2 . On 3 . On 4 . On 5 . On 6 . On
time <Un) 6. On
Figure 4 Simulation showing effect of Fan-Out on Output Voltage
3. Design Considerations
The design of GaAs dynamic circuitry demands that the engineer appreciate the
clocking dependence and pipelining nature of dynamic logic and, perhaps more
importantly, that they be aware of the charge sharing issues inherent in dynamic logic
design. The designer can adjust FET sizes to accommodate several of these challenges.
For example, if a larger fan-out is desired, the gate area of the reverse biased diode can be
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increased, thus increasing its capacitance. This larger capacitance can then more
adequately drive the input capacitances of the various gates being fed by the output but
the penalty is that the RC time constant has increased and hence, circuit speed may suffer.
It is not likely that the designer will want to use anything but minimum length FETs as to
do otherwise would only increase the channel resistance unnecessarily. It may be useful
to increase the width of the switching EFETs to achieve higher current and thus an output
signal whose value can drop to a low state faster. The chief drawbacks of increasing the
width of the switching EFET are increased layout area and increased gate and drain
capacitance.
4. TDFL Topology
In Figure 3(b), one sees the non-overlapping clocks of this logic topology, hence
the name "two-phase" dynamic FET logic. Looking at the TDFL inverter schematic of
Figure 3(a), it was observed that when C> 1 is asserted the inverter is in the precharge
stage. Retracting 1 and asserting 02 forces evaluation of the circuit. Ql , the pass
transistor, serves to isolate the gate of the switching EFET, Q4, from the precharge phase
of the output of the previous device, as well as trapping the charge at the gate of Q4
allowing proper evaluation during that phase. This gate voltage is stored on the small
amount of gale capacitance of Q4 such that when 02 is asserted, Q4 can either pass or
block the discharge of the output. Q5 acts as a reverse-biased diode to provide ample
output capacitance thus boosting the fan-out of the gate. The higher capacitance was
achieved by making the gale area of Q5 quite large, up to 84 |im" (9.2 |im x 9.2 p.m).
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Figure 5 shows the simple modification necessary to produce a TDFL 2-input NOR gate.
As with GaAs DCFL, the NAND gate is generally avoided because of the negative impact
of having the EFETs in series which increases overall channel resistance and thus reduces












Figure 5 TDFL 2-input NOR Gate
The output of each TDFL gate is only valid during the evaluate phase. Therefore,
it can be seen that the output of an inverter whose evaluate phase occurs when 02 is
asserted will not be able to feed a TDFL gate whose precharge occurs during Ol. Let a
<t>\ gate be defined as one where precharge occurs when Ol is asserted and similarly for a
4>2 gate. It should be clear that to chain a series of TDFL gates, a 1 gate must precede a
<I>2 gate which must precede a Ol gate and so on. This requirement for alternating the
gales must be considered when designing and laying out the circuit.
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This chapter has covered the main points necessary to understanding the execution
of this thesis project. With a more basic understanding of GaAs as a semiconductor, the
nature of GaAs MESFETs, and the DCFL and TDFL logic topologies, it is intended that
the reader will possess a heightened appreciation for the design and testing of the chips
documented in this thesis.
19
20
III. PSEUDO-NOISE SEQUENCE GENERATOR (PNSG)
A. BASIC DESCRIPTION
The function of the circuits designed in this thesis was that of a 7-bit pseudo-
random number or pseudo-noise sequence generator (PNSG) which has applications in
spread spectrum communications. These pseudo-random sequences are members of a
class of codes termed maximal-length codes. These codes have the property that they
represent the longest code or sequence which can be produced by a shift register of a
given length. An n-bit shift register will produce a code of length 2"-l . For example,
with a shift register of seven bits, the code length is 2^-1=127 bits long. The minus one
accounts for the fact that one state is an illegal state which will not be entered barring an
error in circuit operation. The sequence is termed "pseudo-random" because, to an
unsynchronized receiver, the sequence produced appears to have a degree of randomness
and unpredictability. If the number of bits in the sequence generator is large it can be
very difficult to predict what the next bit will be, thus the sequence is "random" to the
extent that predicting its behavior appears to be impossible. [6]
Because the sequence does repeat, an autocorrelation of the signal generated will
produce strong returns at intervals that coincide with the length or period of the sequence.
As the sequence length is increased, however, the power spectral density of the signal
begins to approach that of white noise, hence the name pseudo-noise. This characteristic
can be employed to great advantage in a number of communications systems for purposes
of synchronization and encoding.
21
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Figure 6 Basic PNSG Functionality
Figure 6 depicts a logic level schematic of the circuit designed for this research
project. Note that the feedback is an exclusive-or or modulus-2 addition of the sixth and
seventh bits. This structure is often referred to as a linear feedback shift register (LFSR).
This is one way to produce a maximal-length sequence. There are other schemes which
exist that produce different, but still maximal, length sequences. For example, if instead
of feeding back the exclusive-or of the sixth and seventh bits, the seventh bit was
XOR'ed with the first, third, or fourth bit and fed back, three new maximum length
sequences would be produced. Using an exclusive-nor feedback will produce yet another
set of sequences, the main difference being that the illegal state becomes all-ones vice all-
zeros when using XOR feedback. In Table 1, the first several elements of the pseudo-
random sequence can be seen and referencing Q6 and Q7 will reveal the next value of
Ql.
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Table 1 Sample of 7-Bit Pseudo-Random Sequence
B. ADDITIONAL FUNCTIONALITY OF PNSG
The schematic of Figure 6 produces the desired PN sequence and support some
additional functionality. Specifically, the circuit was designed with the ability to be reset
to a known state, to recover from an all-zero state, and to introduce an error on command.
The use of an asynchronously resettable flip-flop provided a solution to the
requirement that the ability to set a known state exist. When the RESET signal is
asserted, all .seven flip-flop outputs are asynchronously set to a high logic value. This
provides a mechanism for setting the LFSR to a known initial state which is a valid
member of the pseudo-random sequence. This feature also proved useful in evaluating
the performance of the chip during the te.sting phase of this thesis. The RESET signal
was u.sed both to reset the registers and simultaneously trigger the sampling oscilloscope.
A PN sequence should be capable of recognizing and correcting itself in the event
that it enters the illegal state. For the LFSR of this thesis, an all-zero state is illegal. It
can be seen that once in this state, the normal feedback mechanism will produce a
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feedback of all zeros, thus perpetuating the state. The all-zero state can easily be
identified and corrected using a seven-input NOR gate, the output of which can be used to
assert RESET, thus setting the sequence to an all-high state.
For testing purposes, the circuit was designed with the ability to induce an error in
the standard PN sequence. This error introducing signal, if properly timed, has the ability
to set the all-zero state, or set zero, hence it is abbreviated SZR. In Figure 6 it can be seen
that by XOR'ing the error introduction signal, SZR, with the standard feedback value of
the LFSR, an error is introduced in the normal sequence. Because SZR can set the
all-zero state, it provides a means by which the ability to recover from the all-zero state
can be tested.
The PNSG is comprised of a basic linear feedback shift register (LFSR), a zero-
detect and correct circuit, asynchronous reset to an all-ones state, and circuitry that
permits the introduction of an erroneous bit into the sequence. That is the extent of the
functionality of this chip. As will be discussed later, the only additions to this basic
structure were meta-stability protection and superbuffers to insure sufficient internal
current capacities.
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IV. DCFL DESIGN, ANALYSIS, AND TESTING
The first task of this thesis project involved the design and simulation of the
DCFL version of the 7-bit PNSG. This stage required establishing familiarity with both
the layout design software, Magic, and the HSpice circuit simulation tool. Upon
completion of the layout and satisfactory simulation, the PNSG chip was submitted
through MOSIS for fabrication by the Vitesse Semiconductor Corporation of Camarillo,
California. After approximately five months, the completed chips were delivered and
then tested for proper functionality, speed, and power consumption. This chapter details
each stage of the design and testing of the DCFL PNSG.
A. LAYOUT
All of the layout design of this thesis was done using the Magic CAD software.
The "hgaas3.lech" file was used by Magic to insure proper design rule checks, correct
extraction to HSpice, and generation of a workable ".cif file for fabrication, because the
chips were to be fabricated using Vitesse Corporation's HGaAs III process. One feature
of Magic that proved particularly helpful was the real-time design rule checking. Real-
time DRC insured that the layout portion of the thesis progressed more quickly and that
the layout produced complied with the Vitesse HGaAs III fabrication specifications.
One of the first goals in the layout process was to establish a library of basic gates
which could then be pieced together to create other logic structures higher in the
functional hierarchy. Fortunately, due to previous work in the field, the inverter and
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2-input NOR gate already existed, though some minor modifications were made that
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Figure 7 DCFL Inverter (a) Magic layout (b) HSpice Transfer Curve
In Figure 7(a) the basic layout for the DCFL inverter is shown. Notice that the gate of the
EFET is much wider and shorter in length (16|im x 0.8|im) than that of the DFET (2.0|im
X 1 .6jim). This was necessary to optimize the noise margins of the gate. Figure 7(b)
shows an HSpice-generated transfer curve for the same inverter. Note the symmetry of
the curve and the reasonably high gain of the drop off; these are responsible for
generating optimal noise margins for the inverter. Using the unity gain point technique
for calculating the noise margin of this inverter gives the values shown in Equations 1
and 2.
NMh = IVoHm.n-V,Hn,J = 10.685 - 0.4521 = 0.233 V




It can be seen that DCFL GaAs has relatively low noise margins, in this case around
0.2V. These lower noise margins contribute to the challenge of GaAs design. All logic
in the DCFL implementation was realized through the use of inverters and 2, 3, 4, and
7-input NOR gates.
B. HIGHER LEVEL STRUCTURES
1. Edge-triggered Resettable Flip-Flop
Since a PNSG is really just a series of flip-flops chained together with a simple
feedback path, it was necessary to produce a DCFL flip-flop. As was previously
mentioned, DCFL GaAs circuits operate best using NOR gates vice NAND gates because
the gate employs switching EFETs in parallel rather than in series, thus increasing the
speed with which the output drops from a high to low state. For this reason, the flip-flop
was designed using only NOR gates. Further, it was desired that the flip-flop be
asynchronously resettable. Therefore, functionality was added such that when RESET is
asserted, the output, Q, is high. Figure 8 shows a schematic and layout of the derived
circuit which delivers a falling-edge-triggered, asynchronously resettable, NOR-gate-
driven, D flip-flop. This flip-flop utilizes four, 3-input, NOR gates and two, 2-input,
NOR gates for a total of 22 FETs (16 EFETs and 6 DFETs). The fan-in of the D input is




Figure 8 (a) Schematic and (b) Layout of Edge-triggered FF implemented in NORs
2. 7-Bit Register
After the flip-flop was designed and simulated to confirm proper operation,
creating the 7-bit register was simply a matter of chaining 7 flip-flops together. Having
done that, the register was then simulated to establish that the flip-flops were driving each
other properly.
3. 3-Input XOR Gate
The feedback required for the PNSG is a 3-input exclusive-or gate with Q6, Q7,
and SZR as inputs. Once again, the NOR gate was the logic tool of choice. The
Karnaugh map in Figure 9 shows the four maxterms which make up the 3-input XOR.
28
(Q6 + Q7 + SZR)
N36,Q7




(Q6 + Q7 + SZR)
(Q6 + Q7 + SZR)
(Q6 + Q7 + SZR)
Figure 9 Karnaugh Map of 3-input XOR
Q6®Q7esZR = (Q6 + Q7 + SZR)(Q6 + Q7+SZR)(Q6 + Q7 + SZR)(Q6 +Q7+SZR) (3)
From Equation 3, it can be seen using DeMorgan's Theorem that the function can be
realized using only NOR gates as:
Q6®Q7®SZR = (Q6 + Q7 + SZR) + (Q6 + Q7 + SZR) + (Q6 + Q7 + SZR) + (Q6 + Q7 + SZR) (4)
The 3-input XOR is implemented in two layers of NOR gates which provide good speed
performance, clearly better than placing two, 2-input, XOR gates in series. The
schematic representation of this gate can be seen in the bottom right portion of the
schematic of the LFSR in Figure 10.
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Figure 10 Schematic - DCFL LFSR
4. Meta-Stable Protection
The external input signals to the PNSG (other than the clock) are RESET and
SZR. These signals may be asserted at any time and, consequently, there exists the
possibility that the flip-flops driven by them could enter into an undesirable meta-stable
state. To greatly diminish the risk that the seven flip-flops of the linear feedback shift
register experience meta-stability, the RESET and SZR signals are first passed through a
series of three D flip-flops. These buffering flip-flops effectively insure that the incoming
signals are properly synchronized with the body of the linear feedback shift register.
Although adding to the layout area, and more significantly to the delay between external
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signal assertion and output response, it was felt that this protection was important to
insure reliable operation of the PNSG.
5. Superbuffers
It was decided that superbuffers would be used for driving the 21 gate inputs of
the RESET line and the 26 gate inputs for the clocking of the 13 flip-flops because these
portions of the circuit draw higher current. The basic schematic of an SBFL inverter is
shown in Figure 1 1 . The 3 EFETs of the superbuffer are minimum length, 0.8 |im, and
16 |im in width. A logical high output is now driven through a wide EFET. Therefore,
this gale has a much higher current drive capacity than a DCFL inverter and its use
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Figure 11 Superbuffer (a) Schematic (b) Magic layout
In Figure 12, we see the completed layout of the linear feedback shift register.
Note the 3-input XOR implemented in two stages of NOR gates in the lower right, the
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meta-stable protection for the RESET and SZR signals, the 7-input NOR gate for all-zero





Figure 12 Layout - DCFL LFSR
6. Pad Ring
After the entire LFSR was completed with its error-correcting circuitry, meta-
stable protection, and superbuffer drivers, it was placed inside a pad ring which enables
the connection between the external chip package and the internal circuitry. The external
signals RESET, CLK, and SZR are delivered to the inner circuit through pad ring
receivers and Q1-Q7 are transmitted outside the chip through pad ring drivers. The
receivers serve to protect the inner circuit from external hazards and the drivers insure
sufficient current capacity to external circuits. This ensemble of LFSR and pad ring was
then referred to as the PNSG. The layout of the entire chip, including the pad ring, can be
seen in Figure 13. This layout, measured from the outer edges of the bonding pads was
1.25 X 2.3 mm. The internal circuitry measured 454 x 1085 |im. As can be seen, little
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effort was made to compact this circuit because its relative simplicity meant that the pin-
out would drive the size of the layout.
Pad Pad
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Figure 13 - Completed DCFL PNSG layout
The final step related to the layout of the chip was creating a bonding diagram so
that MOSIS knew how to connect the fabricated chip to the 28-pin LDCC28 package. A
copy of this bonding diagram is shown in Appendix A.
C. SIMULATION
The Magic CAD system is capable of extracting a layout and then generating an
HSpice file from that extracted file. This was the method by which the HSpice
simulation files were created, as opposed to creating HSpice logic gate units and building
up the model from those units. This insured that the circuit being simulated was identical
in function to the circuit laid out in Magic.
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1. Extraction from Magic to HSpice
The extraction process produced HSpice files which required some modification
to be compliant with the Vitesse HGaAs III process. Due to some inaccuracies in the
extraction process, it was necessary to change some of the model numbers of the
extracted FETs in the HSpice file. This work required that the following manual changes
be made to the extracted HSpice files. First, extracted EFETs of length greater than 1 .
1
fim were changed from the "enh.l" model to the "enh.2" model. Second, extracted
DFETs of length less than 1.25 jim were changed from the "dp 1.2" model to the "dpl.l"
model. And third, extracted DFETs of length 2.0 ^im or more were changed from "dp 1.2"
to "dpi .3." These corrections were easily accomplished using a simple "search and
replace" on the file. The only other steps required for simulation were to provide the
HSpice code to specify Vitesse HGaAs lU FETs, define the power supply voltages and
input signals, and stipulate the type of simulation analysis desired. In the case of the
DCFL circuits, Vdd was generally set to 2.0V but was adjusted as necessary to investigate
circuit characteristics. Pad power took values from 1.0 to 2.0V and the external inputs
swung between and 1.2 volts.
2. Incremental Simulation Process
Once the HSpice file was groomed for execution the simulation was performed.
The process of designing the circuit involved creating each component gate or series of
gates and then simulating its performance. If the simulation showed deficiencies in the
component performance, appropriate modifications were made until the design p>erfomied
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as desired, at which point it could be used in the next higher component in the hierarchy.
The initial simulations of the basic gates ran fairly quickly, sometimes in seconds, but the
completed PNSG layout required several hours to analyze for a period of 50 ns at a
temporal resolution of 10 ps.
3. Simulation Results
The LFSR (the circuit prior to insertion into the pad ring) simulated successfully
at 2 GHz. A portion of the PN sequence can be seen in the simulation in Figure 14
below.
2 GHz Simulation of LFSR
698.271mC:;




















Figure 14 Simulation of LFSR at 2 GHz
Though critical to creating a packaged implementation of the PNSG, the output drivers of
Ql through Ql were the limiting factor in the maximum speed of the circuit. With the
pad ring and its a-ssociated output drivers and receivers, the maximum simulated speed
fell to 1.2 GHz.
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Figure 15 DCFL HSpice Simulation showing power independent of frequency
One characteristic of the DCFL chip that was revealed by simulations and later
confirmed by actual testing was that internal chip power consumption was virtually
independent of clock frequency, given that the pad power supply and chip power supply
were held constant. This is revealed in Figure 15, showing the internal chip power at 250,
500, and 1000 MHz with chip power set at 1.5 volts and pad power at 1.0 volts. The
upper trace in each plot is the power consumed by the pad ring and its associated
receivers and drivers and the lower, more stable trace is the power consumed by the
circuitry inside the pad ring. The pad ring consumes more than twice the power of the
internal chip which averages 25 mW. The instantaneous power consumption of the pad
ring def)ends largely on how many of the output drivers are transmitting a logic high
because they drive a Icirge current through the 50 Q. terminating resistors. The frequency
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independence of the power consumption is a result of DCFl^'s high static power
consumption relative to its dynamic power consumption. That is to say, the power
consumption resulting from the static flow of current through the FETs is much greater
than the dynamic current associated with the charging and discharging of the FET
capacitances.
D. TESTING
The design and simulation analysis of the DCFL version of the PNSG was
completed in early October 1996 and the associated .GIF file was subsequently submitted
for fabrication to the Vitesse Semiconductor Corporation. Twenty fabricated chips were
received in March 1997. The next logical step was to test and evaluate the fabricated
chips. The twenty chips delivered included 10 chips created using the standard Vitesse
HGaAs III process and 10 more fabricated using an experimental wafer with a low
temperature GaAs (LT GaAs) buffer layer. Vitesse reported that the fabricated EFETs of
minimum length, 0.8 p.m, were measured to have a threshold voltage, Vj, of 0.28V and
Vj for the DFETs was measured to be -0.84V.
1. Test Board
The first step in the testing process was to design and build a lest board for the
completed chips. The test board that was used was a computer board with a thin layer of
copper already laid out in the proper pattern. Onto this board were soldered the various
connectors which formed the inputs, outputs, and power and ground lines of the PNSG.
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The three input lines, RESET, CLK, and SZR were connected with 50 Q. resistors
between them and ground for purposes of impedance matching with the output drivers of
the signal generators. All power lines, both pad power and chip power, were noise
filtered with 0.01 ^,F capacitors to ground. The signals were routed on RG 174 coaxial
cable with SMA connectors. These were chosen because of their excellent high
frequency performance.
2. Test Equipment Configuration
Once the test board had been built, it was then necessary to connect the circuit to
the appropriate power supply sources, signal generators, and sampling oscilloscope. A
particularly challenging aspect of the testing involved trying to determine how best to
trigger the circuit such that the pseudo-random sequence could be observed. Several
possibilities were considered and/or tried. The first idea involved attempting to use the
trigger output of the signal generator to apply the RESET signal to the circuit. This failed
because the trigger output was of insufficient strength to drive the RESET signal. The
next idea attempted was to boost the trigger output and add a DC offset in the continued
hope that the trigger signal could drive the RESET. While this did provide some
improvement, the result was still an unacceptable triggering condition.
The method which proved to be effective was to use a separate signal generator,
the HP 8082A, to create both the o-scope trigger input and the RESET signal. Finally,
using this method, a clear trace of the pseudo-random sequence was obtained.
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The next challenge was detemiining how to test the all-zero correcting feature of
the chip. From simulation experience, it was known that a properly timed SZR input
could induce an all-zero state in the circuit. To employ this technique required the use of
another signal generator, in this case an lEC (Interstate Electronics Corporation) Series 20
Pulse Generator model P25. This signal generator was able to produce a pulse with a
minimum pulse width of 10 ns which was sufficient to produce the all-zero state in the
PNSG. Using the DELAY adjust knob of the signal generator allowed the SZR signal to
be asserted at just the right point in the sequence to produce an all-zero state. This effect
was tested successfully up to a speed of 600 MHz.
The final test equipment configuration is depicted below in Figure 16. Having






Figure 16 DCFL PNSG Test Setup
3. Test Results
The testing of the chips initially involved confirming that they operated properly,
and then investigating the maximum speed and power consumption of each chip. All ten
of the chips fabricated using the Vitesse standard HGaAs III process were functional,
though their maximum speeds varied between 700 and 950 MHz. None of the ten chips
fabricated using the LT GaAs wafers were found to function at all. Figure 17 shows that
it was possible to produce the proper pseudo-random sequence at clock speeds nearing 1
GHz but to obtain these fast clock speeds required that the pad power level be reduced
dramatically below the nominal 2.0 volts used in design and simulation. When running
above 900 MHz the pad power supply was typically set to a value of approximately 0.6V
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Figure 17 Q1-Q4 at 958 MHz
At these higher clock rates, the circuit was very sensitive to changes in supply
power. Minor adjustments precipitated unusual changes in circuit performance. At any
frequency, the rise and fall times of the output waveforms were observed to be 200 ps or
less. This can be seen in Figure 18 showing the o-scope capture of chip #7 at 700 MHz














Figure 18 Output waveform showing 200 ps FT
In Figure 19, the all-zero correcting feature of the chip is demonstrated at a
frequency of 600 MHz. This oscilloscope capture shows, from top to bottom, Ql, Q4,
and Q7. Note that immediately to the left of the center of the trace, all three signals are at
logic lows, as are Q2, Q3, Q5, and Q6. Closer inspection of the Q7 signal reveals that the
outputs are all low for three clocks cycles while the internally generated reset signal
propagates through the three meta-stable protecting flip-flops. Immediately to the right of
the center, the internally generated reset signal has now propagated through the meta-
stable protection and is being simultaneously asserted to drive all output signals high. It
then takes three more clock cycles for the reset signal to complete its propagation through
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Figure 19 All-Zero Correction at 600 MHz
Figure 20 shows a comparison of a simulated and actual oscilloscope output for
the circuit at 705 MHz. Note that in the o-scope view there is an increased delay between
withdrawing the RESET assertion and Ql going low (12 ns vs 6 ns). This effect is
primarily due to 40 cm of RG 174 coax between the oscilloscope feed through sampling
head for the RESET signal and the test chip added to 60 cm more between the chip and
the Ql sampling head. This 100 cm of cabling introduces 5 ns of additional delay. As
expected, the simulated waveform is cleaner in appearance than the actual signal.
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Figure 20 Comparison of HSpice Simulation and Circuit Run at 705 MHz
Table 2 shows the test results of the ten standard process (non-LT) chips. The
chips were numbered arbitrarily and then tested for proper functioning and speed. All ten
chips of)eraled properly, though as can be seen, some ran considerably faster than others.
As previously stated, all but one chip required low power levels to obtain high (>700
MHz) clock rates. Chip #2 was unusual in that it not only accepted, but required a very
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high value for Vdd in order to run at high speeds. Note that at 760 MHz, Vdd was set to



















1 701 1.19 20.3 0.86 44.9 0.4
2 760 5.76 29.7 1.72 74.7 0.8
3 800 0.99 18.6 0.89 37.6 0.5
4 757 1.09 20.3 1.52 81.3 0.65
5 925 1.54 25.55 0.63 35.7 0.3
6 702 0.86 15.8 0.87 42.7 0.4
7 709 1.18 19.4 1.51 75.6 0.83
8 976 1.48 26.0 0.58 37.1 0.25
9 916 1.54 26.9 0.89 66.3 0.4
10 801 1.54 23.7 1.11 56.2 0.55
Table 2 Maximum Speed Data for non-LT DCFL PNSGs
In agreement with the HSpice simulations, the power of the chip was virtually
independent of clocking frequency. This can be seen in Figure 21, which shows the
internal chip power consumed as a function of frequency and chip supply voltage, Vjd-
This data set was obtained on chip #8 by holding the pad power supply steady at 1.0 V
and then increasing Vdd from 0.75V to 2.25V in 0.25V increments. With each value of
Vdd, the clock frequency was stepped through 50, 100, 200, 300, 400, 500, 600, 700 MHz
and up to the maximum frequency of operation for the set power supplies.
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Figure 21 Chip #8 Power Consumption
As stated above, the LT GaAs chips failed to show any sign of functionaHty. The
testing of these chips involved the same test setup which had proved effective in running
the non-LT chips. At a clock speed of 10 MHz, the chips were tested by successively
setting the chip power supply to 1.0, 2.0, and 3.0 volts and then sweeping the pad power
supply from 0.5 to 3.0 volts. The outputs Q1-Q7 were monitored and found to remain at
a high logic value. There was no sign of any of the signals changing value. It was
interesting to note that the current drawn by the internal chip was approximately five
times less than that of the non-LT chips for the same supply voltage. This effect may
have been due to a significantly higher threshold voltage in the LT chips.
Overall, the positive performance of the DCFL chips was very encouraging,
particularly their strong performance at frequencies nearing 1 GHz. Because the TDFL
chip has not yet completed fabrication, comparisons between the DCFL and TDFL will
be based on simulation results of the TDFL design.
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V. TDFL DESIGN AND ANALYSIS
Having completed the design of the DCFL version of the chip and submitted it for
fabrication, the next objective was to begin the design of the TDFL chip. The layout and
simulation of the TDFL design were similar to the DCFL design because the same
software tools were used, Magic and HSpice. The TDFL design introduced the
additional challenges of heightened fan-out awareness, designing pipelined logic, and
orchestrating a two-phase clocking strategy. Fortunately, the shift register at the heart of
the PNSG lends itself to this type of design. Overall, the process was basically the same,
involving laying out and simulating progressively more complex components until the
entire TDFL circuit was completed.
A. LAYOUT
Magic continued to be the layout tool as the TDFL circuit was designed. Unlike
the DCFL chip, however; there was no library of dynamic gates from which to borrow so
one was created. Fortunately, the number of basic gates that were to be designed was






Figure 22 TDFL Inverter (a) Schematic (b) Layout
Figure 22 shows the schematic and layout for the TDFL inverter. Notice that the
DFETs are all minimum size (0.8 |Lim long by 2.0 )im wide) because this provides
minimum input capacitance and layout area, and because precharge speed was not a
limiting factor. The EFET, Q4, is minimum length but is somewhat wider than minimum
at 6 fim to provide a more rapid discharge path to ground during evaluation. Figure 23 is
an HSpice simulation showing the effect of varying the width of Q4 on a dynamic
inverter driven at 1 GHz. There are three curves in the plot, the highest and darkest being
a sample of the output when the EFET is 2 |im wide, the next curve is with a 3.2 p.m
width, and the lowest and faintest with a width of 6 |im. Note that as the width is
increased, the signal drops off to a logic low faster which is a positive effect. The
primary disadvantage in using a wider EFET is that the logic high value is reduced due to
the increased drain capacitance of the EFET and the increased gate capacitance of the
switching EFET of the following TDFL gate. This adversely impacts noise margins and
the greater width increases layout area. HSpice simulations revealed that output
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discharge to a logic-low was the limiting factor in the speed of the TDFL circuit. For this
reason, it was decided that the 6 |J.m width would be used because it provided excellent
evaluation speed for logic-low outputs while offering acceptably high logic-high output.
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Figure 23 Simulation showing effect of varying widtti of switching EFET, Q4
The purpose of Q5 in the TDFL inverter of Figure 22(a) is to provide output capacitance
for driving successive gates. This large gate-area (7.2 |im x 7.2 ^.m) EFET can be seen in
the bottom left portion of the layout in Figure 22(b). While the configuration shown in
Figure 22(a) does provide ample capacitance, HSpice simulations show that greater
capacitance would have been realized by using the reverse-bias diode configuration
depicted in Figure 3(a) on page 15. HSpice simulations show that for square gate areas,
the reverse-bias diode configuration carries 14% greater capacitance than that shown in
Figure 22(a). The gale area of Q5 was varied depending on the required fan-out of the
gale. The largest fan-out of any dynamic gate in the circuit was four gate inputs. It was
found that an 84 |im* gale area for Q5 was sufficient to drive this fan-out while
maintaining a minimum output logic-high voltage of 0.5V. This provided good TDFL
noise margins.
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2. TDFL 2 and 3-Input NOR Gates
Figure 24 shows the schematic diagram and layout for a 2-input, TDFL, NOR
gate. In this gate, like the inverter, the switching EFETs, Q5 and Q6, were made 6 |i,m
wide to allow rapid evaluation to a logic-low output. The output, capacitance-boosting
EFET, Q7, was made 7.2x7.2 |Lim or 9.2x9.2 fim depending on the load being driven by
the output. The 3-input NOR gate is a simple extension of the 2-input NOR.
(a)
B ElIS
Figure 24 TDFL 2-Input NOR (a) Schematic and (b) Layout
Figure 25 shows an HSpice simulation of the 2-input NOR running at 1 GHz. In this
particular TDFl- gale, <t> 1 is the precharge phase and 02 signals evaluation. Note that
the proper output voltage of the NOR gate is obtained while 02 is asserted and that the
output-high voltage never drops below 0.5V.
50
TDFL 2-Input NOR Gate Simulated at 1 GHz
Figure 25 Simulation of TDFL 2-input NOR at 1 GHz.










Figure 26 TDFL XNOR (a) Schematic and (b) Layout
The PNSG utilizes a 3-way exclusive-or as its feedback, therefore, it was
necessary to produce this functionahty in TDFL logic. From Reference 2, a schematic
was detailed for a TDFL XNOR gate. Figure 26 shows the schematic diagram and layout
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for this gate. This gate requires that the output discharges through two EFETs and a
DraT to reach a logic low during the evaluation phase. To accommodate a rapid
discharge, the gate widths were increased making Q5, Q6, Q7 and Q8 8.0 |im wide and
Q3 and Q4 were 7.2 )im wide. By following this gate with a TDFL inverter, a TDFL
XOR gate is realized. A simulation of such an XOR gate clocked at 1 GHz is shown in
Figure 27. Notice the lag in the output due to the phase delay of the complimentary
TDFL gates. Pipelining two XOR gates in series achieves the effect of a 3-input XOR
gate as desired.
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Figure 27 Simulation of TDFL XOR at 1 GHz
HIGHER LEVEL STRUCTURES
1. Dynamic Resettable Flip-Flop
In order to obtain the effect of a sequence of registers, it was necessary to create a
register-like structure. Dynamic logic is, by its very nature, clocked. Therefore, to create
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a dynamic flip-flop simply required putting two dynamic inverters in series with the
output of the second inverter being essentially the same as the Q output of a standard D
flip-flop. The only enhancement that was necessary was to enable this dynamic flip-flop




Figure 28 TDFL Flip-FIop (a) Schematic (b) Layout
In Figure 28(a), transistor Q6 was added to provide this reset capability. It can be seen
that if the RESET signal is asserted high, the transistor, Q6, is turned on, which forces
QIO off, thus the output Q will float high during the evaluation phase. Note, in the layout
of Figure 28(b), that the gate area of Ql 1 (9.2|im x 9.2p.m) is larger that that of Q5
{1.2\in\ X 7.2|im). This is the case because the final output drives a larger capacitive load
than the first TDFL inverter, which only drives the second inverter.
2. Two-Phase Clock Driver
In order to create a more functionally complete TDFL PNSG chip, it was decided
to implement a two-phase clock driver on-chip to produce the non-overlapping internal
clock signals. Figure 29 shows the schematic, layout, and simulated output of the circuit
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used to produce the clock driver and the associated layout. To insure the non-overlapping
characteristic, the cross-feedback into the NOR gates was fed through two inverters
which created the necessary delay. To produce the negative offset in the two-phase clock
outputs, the signals were pulled down using a source-follower series of DFETs to a Vss
supply voltage of -2V. Figure 29(c) shows that the simulated output voltage swings the
desired -1 .0 to 0.25V with no overlap. Close inspection of the output waveform reveals
that the <[>2 pulse is narrower than the Ol pulse. This occurs because of the front-end
inverter in the clock-generator circuit which has some finite propagation delay. At 1 GHz
this effect is negligible, but at frequencies above 1.2 GHz the effect becomes problematic,
resulting in the decay of 02 while Ol is still of sufficient amplitude.
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(a)
CLK '™''''^-—f"^'°*^^~Nl"P3 ''•^S^^ 'Pf"'^^' ^ItuinuiJ
85 •» v.,
(b)
2-Phase Clock Generator at 1 GHz
(c)
Figure 29 Two-Phase Clock Generator (a) Schematic (b) Layout (c) Simulation
3. Linear Feedback Shift Register
Creating the LFSR required that the dynamic flip-flops be aligned in series and
then fed back appropriately. The TDFL XOR gates described previously were used for
the standard feedback. To produce the all-zero correcting circuitry required a
combination of 2 and 3-input NOR gates. A 7-input, TDFL, NOR gate was not
undertaken because the capacitive load of the drains of the seven switching EFETs would
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have dragged the output down excessively. Figure 30 shows a schematic of the TDFL
LFSR.
Q1 Q2 03 04 05 05 07
$1 *2 *1|
RESET SZR CLK
Figure 30 TDFL PNSG Schematic
Note that the output of the final dynamic flip-flop, Q7, is not used. This is a result of the
pipelined nature of dynamic logic. Because every dynamic gate is clocked, the feedback
delay is increased such that two cycles elapse (one cycle per XOR gate) before the
feedback arrives at the input of the first flip-flop. To account for this delay, the feedback
originates from Q4 and Q5 rather than Q6 and Q7, as was the case in the DCFL chip. The
all-zero correction logic was implemented in the form of two, parallel, 3-input OR gates
(TDFL NOR followed by TDFL inverter) which took Q\ through Q6 as inputs, then these
two outputs and the updated value of Ql were fed into a 3-input NOR. This arrangement
produced the logical equivalent of NORing Q1-Q7. The static inverter is used to capture
and set the correct sense to the RESET signal, whether of internal or external origin, and
hold its value for at least one clock cycle. This circuit worked well as is shown in the
simulation captures of the next section.
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The final flip-flops, Q6 and Q7, were not needed to produce the PN sequence. Q6
was used in the logic for all-zero correction, but with the minor circuit modification
shown in Figure 3 1 , its use could have been eliminated. This improved circuit was not
implemented, though it is more economical than the circuit delivered for fabrication and
it restores the proper sequence one cycle faster after an all-zero state is experienced. In
this circuit, the output of the feedback logic is used in the all-zero correcting logic, thus
eliminating the need for Q6. This illustrates how the pipelined nature of dynamic logic
may be exploited in certain applications to reduce the number of storage elements.
Q1 02 Q3 04 05 06 07
4<I^-"*<It^ ^
RESET SZR CLK
Figure 31 Improved TDFL Schematic (Q6 and Q7 not required)
The final layout of this circuit with its internal LFSR and outer pad ring with
receivers and drivers is shown in Figure 32. This circuit was compacted to a greater
extent than the DCFL chip but like the DCFL design, minimizing layout area was not a
priority. The inner portion of the chip which excludes the pad ring and bonding pads
measured 290 x 575 |im. The entire chip measured from the outside of the bonding pads
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measured 833 x 1670 |xm. It was this entire layout that was extracted to an HSpice file
for simulation.





1 1 A 1 i. t Jl^P^. IHISkL. ^HISi, Ky. aSI^H •BWU •^SVB







^ ^ ^ S ^ S , ,S 1^ [^ ^ S S ^
GND RESET CLK SZR
Figure 32 Layout of TDFL PNSG
C. SIMULATION
After the extracted HSpice file was adjusted to account for the minor inaccuracies
of the Magic extraction process described in Chapter IV, the circuit ran through numerous
HSpice simulations. These simulations first confirmed that the circuit exhibited the
proper functionality, then speed and power consumption were examined more closely.
Figure 33 shows a simulation of the TDFL PNSG at 1 GHz. This simulation shows the
functionality of the error-introducing capability provided by the SZR input, the all-zero
correction capability, and the standard PN sequence. Notice the pseudo-random pattern
seen in output Ql after 1 Ins. Though not shown in the plot to reduce clutter, the SZR
signal was asserted from 6. 1 to 7.4 ns in the simulation, thus inducing an all-zero state at
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10 ns. Within one cycle of the all-zero state existing, the reset signal is asserted and all
output signals are reset high at 1 1 ns and the normal PN sequence is reestablished.
Internally, the TDFL signals had logic-high values of at least 0.5V and logic-low values
of OV or less which provided good TDFL noise margins. The internal TDFL signal for
Q4, which had the highest fan-out demand of any flip-flop, can be seen in the center plot
of Figure 33. Notice that its lowest high is above 0.5V.
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Figure 33 Simulation of TDFL PNSG at 1 GHz
The power consumption of the TDFL design was determined through HSpice
simulation as well. In Figure 34, the internal chip power is plotted as a function of
frequency. This particular data was obtained through a series of simulations with Vjd set
at 1.5V and pad power at l.OV because these values proved effective when running the
59
DCFL chip. Unlike the DCFL chip, there is a more significant increase in power with
increasing frequency. Because the TDFL chip consumes substantially less static power,
the dynamic power comprises a much larger percentage of total power. In general, the
HSpice simulations show that the internal TDFL chip consumes an average of 8.2 mW
compared with 25 mW for the functionally equivalent DCFL PNSG.
600 800
Frequency (MH2]
Figure 34 TDFL Chip Power vs Frequency
After the chip was thoroughly simulated for correct functionality and it was
observed that the internal TDFL signals showed solid noise margins, the chip layout was
submitted for fabrication through MOSIS.
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D. TESTING
The testing and empirical analysis of the TDFL version of the PNSG will be
performed upon completion of fabrication, which is expected in October 1997. The pin-
out of the TDFL chip, shown in Appendix B, was intentionally made to be compatible
with the pin-out of the DCFL chip, thus preventing the necessity of creating a separate
test board. The testing will closely parallel the testing of the DCFL chip. Proper





A. COMPARISON OF DCFL AND TDFL
At the time of this writing, the TDFL PNSG chips had not yet been fabricated.
However, the HSpice simulations performed provide a basis for comparison between the
two logic topologies. In Figure 35, an HSpice simulation plot shows the instantaneous
internal chip power of the DCFL and TDFL implementations of the PNSG at 1 GHz with
Vdd set to 2V. After the excess power related to the internal RESET being asserted for 4
ns, the average power of the DCFL chip was 40 mW versus 8.5 mW for the TDFL chip,
for a power reduction of 79%. This power reduction is almost exclusively delivered by
reducing the static current inherent in the DCFL gate design. The power reduction is
even more dramatic when the two-phase clock generator is removed, as shown in the
lowest power trace where the average power is then 3.2 mW or 92% less than the DCFL
power consumption.
Comparison of Internal Power for DCFL and TDFL Implem. (Vdc)=2V> CmU)]











Figure 35 HSpice Plot of DCFL and TDFL PNSG Power Consumption
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With regard to speed, no substantial differences were measured between the basic
gates of the DCFL and TDFL designs. The two-phase clock generator of the TDFL
design was the limiting factor for that chip. This was due to the asymmetry of the Ol and
02 clock signals, as previously mentioned. For this reason, the internal chip simulated
successfully at up to 1.2 GHz for the TDFL design, compared to 2 GHz for the DCFL
LFSR circuit.
Little effort was made to minimize layout area because the two chips designed
were not particularly complex. As a result, accurately assessing the comparative layout
areas of the two chips is difficult. While the non-ratioed nature of the TDFL gates
allowed the use of minimum-size FETs, there were more FETs per gate. For example, in
the inverter, the DCFL inverter is comprised of one EFET and one DF^T compared to
two EFETs and three DFETs for the TDFL inverter. However, the D flip-flop was
implemented in DCFL using 22 FETs compared to only 1 1 F^Ts for the TDFL
implementation. An additional layout cost of TDFT. is the added area and complexity
associated with routing the two clocking signals to all the TDFL gates. In general, TDFL
offers layout area savings on circuits which are largely synchronous and pipelined and
less if any area reduction for circuits requiring extensive logic such as an arithmetic logic
unit.
One method of evaluating the comparative layout areas is to look at the total
active gate area of the two designs. Using a simple C++ program shown in Appendix E,
the respective HSpice files were processed to determine the sum of all gate areas in each
layout. This analysis revealed that the DCFL chip (excluding pad drivers and receivers)
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had a total gate area of 3712 (xm^ and the total for the TDFL chip was 2644.3 |im^, a
28.8% reduction in total gate area. The TDFL figure represents the gate area of all FETs
including the capacitance generating EFETs at the output of each gate as well as the two-
phase clock generator. This comparison provides some sense for the layout savings
afforded through the use of TDFL circuits.
A final point of comparison is the complexity and time involved in designing with
each topology. The DCFL design was relatively straightforward and progressed
smoothly. DCFL presented little in the way of challenging design considerations. The
TDFL design was more challenging for several reasons. Thinking in terms of a pipelined
architecture, as one must with TDFL, required some adjustment. An example of this
challenge is evident in the design of the TDFL PNSG all-zero correction logic which was
non-optimal at the time of fabrication. As mentioned, layout was also somewhat more
challenging because of the additional routing inherent in TDFL, not to mention that the
library of components had to be designed, laid out, and tested, unlike the DCFL where a
library of basic gates already existed. The requirement that TDFL gates be chained in a
phase-complementary manner (i.e. a Ol gate output cannot be a Ol gate input) also
added to the complexity of the design.
B. IMPROVEMENTS AND FUTURE WORK
This thesis work has succeeded in producing two chip designs, one of which has
been run successfully at speeds of nearly 1 GHz. Notwithstanding this success, several
improvements can be made in both the DCFL and TDFL designs.
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The layout of the DCFL device can be compacted somewhat. The pad ring could
be compressed with the same pin-out and the internal gates could be more economically
packed together. This would save layout area and reduce circuit parasitics. Chip testing
would be facilitated by producing a "trigger" output. This could be accomplished by
taking a NAND of Ql through Q7 and routing it to an external driver such that the circuit
triggers every time the sequence is all-high.
Because the GaAs chips run at high clock rates, it is very important that the test
configuration and equipment create a minimum of additional resistance, capacitance, and
inductance. The test board used in this thesis proved useful up to 1 GHz but a more
refined test board would reduce high frequency noise artifacts and allow improved high
frequency performance and testing. Such a refinement would involve eliminating
soldering RG 174 directly to the test board by using a single chip-mounting board
specifically built for use with the LDCC28 package.
The TDFL design offers several points for potential improvement. Starting at the
most basic level, the inverters and NOR gates of this thesis used switching EFETs with a
width of 6 p.m. As previously stated, noise margins might be improved by using narrower
switching EFETs, perhaps 4 |im. The capacitance-providing FET at the output of the
TDFL gates should be set to the reverse-bias diode configuration to allow smaller gate
sizes than those used in the chips of this thesis.
As was shown in Figure 31, it is possible to implement the 7-bit PNSG in TDPT.-
using only five TDFL "flip-flops." Eliminating the four TDFL inverters that make up the
Q6 and Q7 flip-flops would reduce layout area and power. Further, using the improved
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design would result in the correction from an all-zero state occurring one cycle sooner. It
would correct the erroneous state in a fraction of a cycle because it takes full advantage of
the inherent pipelining in TDFL.
When the TDFL chips are tested, the present layout does not allow for isolation of
the power consumed by the two-phase clock generator because it is on the same power
bus as the rest of the internal circuitry. In future TDFL designs, it would be advisable to
provide the clock generator its own separate power supply because its power consumption
is generally a majority of the total power consumed by the inner circuitry. A clearer
understanding of the power demands of TDFL is produced by this separation of supply
voltages. As with the DCFL chip, the TDFL chip would benefit from having a triggering
output and an improved test board.
Future testing of the fabricated chips should include a comparison of the radiation
tolerance of the functionally equivalent chips. In particular, investigating the
susceptibility to single event upsets of the TDFL chip in comparison to the DCFL chips
would add considerably to the body of knowledge about TDPT^ single event effects.
C. IMPLICATIONS
The results of this thesis lead to several implications regarding GaAs design and
the question of whether to use a dynamic logic topology. The speed of GaAs is well
known and was clearly evident in the performance of the DCFL chips tested. Because
communication systems require growing speed performance, GaAs is a logical design
option. While the DCFL topology offers excellent speed performance, its power
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consumption has been shown to be less than optimal. The TDFL topology investigated in
this thesis offers a demonstrated solution to the power issue.
The GaAs designer must be awcu^e of the tradeoffs inherent in these two design
topologies. DCFTL offers a relatively simple, high speed, higher power, option in
producing an application-specific integrated circuit or even an LSI or VLSI chip. If the
component to be created demands reduced power consumption and high speed
performance, then GaAs TDFL offers a somewhat more complex alternative but one
which provides the desired power savings over a DCFL design.
Space-based, spread-spectrum communications equipment would be improved
markedly by implementing their high-speed logic needs in TDFL GaAs. The higher
speed and inherent radiation tolerance of GaAs circuitry combined with the reduced
power consumption of the TDFL topology make this an ideal approach. Impending
testing of the fabricated TDFL PNSG chips will provide an excellent basis for a more
complete comparison of the two logic topologies and thus, extend the body of knowledge
on TDFL GaAs design.
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APPENDIX A. BONDING DIAGRAM

































APPENDIX C. HSPICE CODE FOR
DCFL PNSG SIMULATION
The following HSpice file was generated by extracting a Magic GaAs layout to an HSpice
file, thus insuring an exact match between the Magic layout and the simulation.
** HSPICE file created to simulate DCFL PNSG Chip
** Technology: hgaas3
** include Vitesse HGaAs3 models and parameters for hspice
.protect
. include ' /tools3/cad/meta/h92/parts/vitesse/hgaas3 .models
'







*CLK input at 1 GHz
* Squared wave











248 = RESET PIN
* '•***** I nternal DCFL s
** NODE 138 = Q7
*• NODE 131 = Q6
•* NODE 129 = Q5
•* NODE 126 = Q4
** NODE 125 = Q3
•* NODE 119 = Q2
•• NODE 136 '- 01
* OUTPUT SIGNAJ
•• NODE 143 = O^.PIN
•• NODE 105 = 06_PIN
•* NODE 104 = 05_PIN
•• NODE 103 = 04_PIN
•• NODE 102 = 03_PIN
•• NODE 100 = 02_PIN
•* NODE 133 = 01_PIN
*
* POWER SUPPLY
•• NODE 106 = Pad_pwr
•• NODE 101 = Pad_gnd
•• NODE : 1 = Vdd
•• NODE : = GND















jO 100 101 100 dpi.
3
1=2.0 w=50.0
jl 102 101 102 dpi. 1=2.0 w=50.0
j2 103 101 103 dpi. 1=2.0 w=50.0
j3 104 101 104 dpi. 1=2.0 w=50.0
14 105 101 105 dpi 3 1 = 2 w=50
J5 100 101 100 dpi 3 1 = 2 w=50
16 102 101 102 dpi 3 1=2 w=50
J7 103 101 103 dpi 3 1=2 w=50
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j8 104 101 1




















































































































































































































































1 1 = 0.




























































































j88 115 119 101 enh.l 1=0.8 w=16.0
j89 109 120 106 dpi. 2 1=0.8 w=23.2
j90 110 121 106 dpi. 2 1=0.8 w=23.2
j91 106 120 120 dpi. 2 1=0.8 w=6.8
j92 106 121 121 dpi. 2 1=0.8 w=6.8
j93 110 122 101 enh.l 1=0.8 w=62.0
j94 106 123 117 dpi. 2 1=0.8 w=2.0
j95 106 123 123 ' dpi. 2 1=1.6 w=2.0
j96 106 124 124 ' dpi. 2 1=1.6 w=2.0
j97 106 124 122 dpi. 2 1=0.8 w=2.0
j98 112 125 101 > enh.l 1=0.8 w=16.0
j99 118 125 101 1 enh.l 1=0.8 w=16.0
jlOO 117 126 101 enh.l 1=0.8 w=16.0
jlOl 123 126 101 enh.l 1=0.8 w=16.0
jl02 111 127 106 dpi. 2 1=0.8 w=23.2
jl03 101 122 110 enh.l 1=0.8 w=62.0
jl04 106 127 127 dpi. 2 1=0.8 w=6.8
jl05 111 128 101 enh.l 1=0.8 w=62.0
jl06 110 122 101 enh.l 1=0.8 w=61.6
jl07 124 129 101 enh.l 1=0.8 w=16.0
jl08 122 129 101 enh.l 1=0.8 w=16.0
jl09 106 130 130 dpi. 2 1=1.6 w=2.0
jllO 106 130 128 dpi. 2 1=0.8 w=2.0
jlll 101 128 111 enh.l 1=0.8 w=62.0
jll2 111 128 101 enh.l 1=0.8 w=61.6
jll3 130 131 101 enh.l 1=0.8 w=16.0
jll4 128 131 101 enh.l 1=0.8 w=16.0
jll5 101 112 116 enh.l 1=0.8 w=54.4
jll6 101 117 120 enh.l 1=0.8 w=54.4
jll7 101 122 121 enh.l 1=0.8 w=54.4
jll8 101 113 114 enh.l 1=0.8 w=54.4
jll9 101 128 127 enh.l 1=0.8 w=54.4
jl20 106 132 133 enh.l 1=0.8 w=63.2
jl21 133 101 133 dpi. 3 1=2.0 w=50.0
jl22 133 101 133 dpi. 3 1=2.0 w=50.0
jl23 106 133 106 dpi. 3 1=2.0 w=50.0
jl24 106 133 106 dpi. 3 1=2.0 w=50.0
jl25 133 132 106 enh.l 1=0.8 w=63.2
jl26 106 132 133 enh.l 1=0.8 w=63.2
jl27 106 134 132 dpi. 2 1=0.8 w=23.2
jl28 135 135 106 dpi. 2 1=1.6 w=2.0
jl29 101 136 135 enh.l 1=0.8 w=16.0
jl30 137 138 101 enh.l 1=0.8 w=16.0
J131 106 137 137 dpi. 2 1=1.6 w=2.0
jl32 139 135 106 dpi. 2 1=0.8 w=2.0
J133 134 134 106 dpi. 2 1=0.8 w=6.8
jl34 101 136 139 enh.l 1=0.8 w=16.0
jl35 140 138 101 enh.l 1=0.8 w=16.0
jl36 106 137 140 dpi. 2 1=0.8 w=2.0
jl37 133 132 106 enh.l 1=0.8 w=63.2
jl38 106 141 141 dpi. 2 1=0.8 w=6.8
jl39 142 141 106 dpi. 2 1=0.8 w=23.2
jl40 106 142 143 enh.l 1=0.8 w=63.2
jl41 143 142 106 enh.l 1=0.8 w=63.2
jl42 106 142 143 enh.l 1=0.8 w=63.2
jl43 143 142 106 enh.l 1=0.8 w=63.2
jl44 106 132 133 enh.l 1=0.8 w=63.2
jl45 133 132 106 enh.l 1=0.8 w=62.4
jl46 106 132 133 enh.l 1=0.8 w=63.2
jl47 133 132 106 enh.l 1=0.8 w=63.2
jl48 106 132 133 enh.l 1=0.8 w=63.2
jl49 133 132 106 enh.l 1=0.8 w=63.2
jlSO 101 139 132 enh.l 1=0.8 w=62.0
jl51 132 139 101 enh.l 1=0.8 w=62.0
jl52 101 139 132 enh.l 1=0.8 w=61.6
jl53 134 139 101 enh.l 1=0.8 w=54.4
jl54 144 145 enh.l 1=0.8 w=16.0
J155 144 146 enh.l 1=0.8 w=16.0
jl56 144 147 enh.l 1=0.8 w=16.0
jl57 144 148 enh.l 1 = 0.8 %*=16.0
jl58 145 145 1 dpi. 2 1=1.6 w=2.0
jl59 146 145 1 enh.l 1=0.8 w=16.0
jl60 147 147 1 dpi. 2 1=1.6 w=2.0
jl61 148 147 1 enh.l 1=0.8 w=16.0
jl62 149 150 enh.l 1=0.8 w=16.0
jl63 151 149 enh.l 1=0.8 w=16.0
jl64 150 enh .1 1=0.8 w=16.0
jl65 149 149 1 dpi. 2 1=1.6 w=2.0
jl66 1 152 152 dpi. 2 1=1.6 w=2.0
jl67 1 151 151 dpi. 2 1=1.6 w=2.0
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jl68 152 153 enh.l 1=0. 8 w=16.0
jl69 149 150 enh.l 1 = 0. 8 w=16.0
jl70 150 154 enh.l 1=0. 8 w=16.0
jl71 155 156 enh.l 1=0. 8 w=16.0
jl72 157 158 enh.l 1 = 0. 8 w=16.0
J173 1 156 156 dpi. 2 1 = 1. 6 w=2.0
jl74 159 160 enh. 1 1 = 0. 8 w=16.0
jl75 1 158 158 dpi. 2 1=1. 6 w=2.0
jl76 161 162 enh. 1 1 = 0. 8 w=16.0
jl77 1 160 160 dpi. 2 1 = 1. 6 w=2.0
jl78 163 164 enh. 1 1 = 0. 8 w=16.0
jl79 1 162 162 dpi. 2 1 = 1. 6 w=2.0
jl80 156 165 enh. 1 1 = 0. 8 w=16.0
jl81 158 166 enh.l 1=0. 8 w=16.0
jl82 160 167 enh.l 1=0. 8 w=16.0
jl83 162 168 enh.l 1=0. 8 w=16.0
jl84 169 170 enh. 1 1=0. 8 w=16.0
jl85 1 164 164 dpi. 2 1=1. 6 w=2.0
jl86 171 172 enh.l 1=0. 8 w=16.0
jl87 1 170 170 dpi. 2 1=1. 6 w=2.0
jl88 164 173 enh. 1 1=0. 8 w=16.0
jl89 156 165 enh. 1 1=0. 8 w=16.0
jl90 1 165 165 dpi. 2 1 = 1. 6 w=2.0
jl91 165 146 enh.l 1 = 8 w=16.0
jl92 158 166 enh.l 1 = 8 w=16.0
jl93 174 136 enh. 1 1 = 8 w=16.0
jl94 1 166 166 dpi. 2 1 = 1 6 w=2.0
jl95 136 136 1 dpi. 2 1 = 1 6 w=2.0
jl96 150 150 1 dpi. 2 1 = 1 6 w=2.0
jl97 1 154 154 dpi. 2 1 = 1 6 w=2.0
jl98 151 152 enh. 1 1=0 8 w=16.0
jl99 151 152 enh.l 1 = 8 w=16.0
j200 175 151 enh.l 1 = 8 w=16.0
j201 151 enh.l 1== 0.8 w== 16.0
j202 151 154 enh.l 1 = 8 w=16.0
j203 154 175 enh.l 1=0 8 w=16.0
j204 1 153 153 dpi. 2 1 = 1 6 w=2.0
j205 176 150 enh.l 1=0 8 w=16.0
j206 136 165 enh. 1 1 = 8 w=16.0
j207 177 165 enh. 1 1=0 8 w=16.0
j208 1 176 176 dpi. 2 1=1 6 w=2.0
j209 153 154 enh.l 1 = 8 w=16.0
j210 153 154 enh. 1 1 = 8 w=16.0
j211 153 enh.l 1== 0.8 W:= 16.0
j212 153 178 enh.l 1=0 8 w=16.0
j213 179 150 enh. 1 1 = 8 w=16.0
j214 1 176 179 enh.l 1=0 8 w=16.0
j215 177 174 enh.l 1=0 8 w=16.0
j216 174 174 1 dpi. 2 1 = 1 6 w=2.0
j217 174 136 enh.l 1=0 8 w=16.0
j218 180 165 enh.l 1 = 8 w=16.0
j219 180 174 enh.l 1 = 8 w=16.0
j220 146 180 enh. 1 1 = 8 w=16.0
j221 1 180 180 dpi. 2 1=1 6 w=2.0
j222 166 146 enh.l 1 = 8 w=16.0
j223 160 167 enh.l 1=0 .8 w=16.0
j224 181 119 enh. 1 1 = .8 w=16.0
j225 119 119 1 dpi. 2 1=1 .6 w=2.0
j226 119 166 enh.l 1=0 .8 w=16.0
j227 177 166 enh.l 1 = .8 w=16.0
j228 180 155 enh. 1 1 = .8 w=16.0
j229 180 155 enh. 1 1 = .8 w=16.0
j230 1 155 155 dpi. 2 1=1 .6 w=2.0
j231 155 177 enh. 1 1 = .8 w=16.0
j232 177 181 enh. 1 1 = .8 w=16.0
j233 181 181 1 dpi. 2 1=1 .6 w=2.0
j234 181 119 enh.l 1=0 .8 w=16.0
j235 182 166 enh. 1 1 = .8 w=16.0
j236 182 181 enh. 1 1 = .8 w=16.0
j237 146 182 enh.l 1 = .8 w=16.0
j238 1 182 182 dpi. 2 1=1 .6 w=2.0
j239 1 167 167 dpi. 2 1=1 .6 w=2.0
j240 167 146 enh. 1 1 = .8 w=16.0
j241 162 168 enh. 1 1 = .8 w=16.0
j242 183 125 enh.l 1 = .8 w=16.0
j243 126 125 1 dpi. 2 1 = 1 .6 w=2.0
j244 125 167 enh. 1 1 = .8 w=16.0
j245 184 167 enh. 1 1 = .8 w=16.0
j246 182 157 enh. 1 1 = .8 w=16.0


















































































































































































































































































































































































































































































j328 148 195 enh. 1 1 = 0. 8 w=16.0
j329 1 195 195 dpi. 2 1 = 1. 6 w=2.0
j330 1 187 187 dpi. 2 1 = 1. 6 w=2.0
j331 187 148 enh.l 1 = 0. 8 w=16.0
j332 196 138 enh.l 1 = 0. 8 w=16.0
j333 138 138 1 dpi. 2 1 = 1. 6 w=2.0
j334 138 187 enh.l 1 = 0. 8 w=16.0
j335 197 187 enh. 1 1 = 0. 8 w=16.0
j336 195 169 enh. 1 1 = 0. 8 w=16.0
j337 195 169 enh.l 1 = 0. 8 w=16.0
j338 1 169 169 dpi. 2 1=1. 6 w=2.0
j339 119 159 enh. 1 1=0. 8 w=16.0
j340 125 161 enh. 1 1=0. 8 w=16.0
j341 169 191 enh.l 1=0. 8 w=16.0
j342 197 196 enh. 1 1 = 0. 8 w=16.0
j343 196 196 1 dpi. 2 1=1. 6 w=2.0
j344 196 138 enh. 1 1 = 0. 8 w=16.0
j345 198 187 enh. 1 1 = 0. 8 w=16.0
j346 198 196 enh. 1 1=0. 8 w=16.0
j347 148 198 enh.l 1=0. 8 w=16.0
j348 1 198 198 dpi. 2 1=1. 6 w=2.0
j349 198 171 enh. 1 1=0. 8 w=16.0
j350 198 171 enh. 1 1=0. 8 w=16.0
j351 1 171 171 dpi. 2 1=1. 6 w=2.0
j352 171 197 enh.l 1=0 8 w=16.0
j353 126 163 enh.l 1 = 8 w=16.0
j354 129 169 enh. 1 1 = 8 w=16.0
j355 131 171 enh. 1 1 = 8 w=16.0
j356 1 199 199 dpi. 2 1=1 6 w=2.0
j357 1 199 177 enh. 1 1=0 8 W:::16.0
j358 1 200 200 dpi. 2 1=1 6 w=2.0
j359 1 200 184 enh. 1 1 = 8 w=16.0
j360 199 179 enh. 1 1 = 8 w=16.0
j361 177 179 enh.l 1 = 8 w=16.0
j362 1 201 201 dpi. 2 1=1 6 w=2.0
j363 1 201 191 enh.l 1 = 8 w=16.0
j364 200 179 enh.l 1 = 8 w=16.0
j365 184 179 enh.l 1 = 8 w=16.0
j366 1 202 202 dpi. 2 1=1 6 w=2.0
j367 1 202 197 enh. 1 1 = 8 w=16.0
j368 201 179 enh.l 1 = 8 w=16.0
j369 191 179 enh. 1 1 = 8 w=16.0
j370 202 179 enh. 1 1 = 8 w=16.0
j371 197 179 enh.l 1=0 8 w=16.0
j372 178 203 enh. 1 1 = 8 w=16.0
j373 204 178 enh.l 1 = 8 w=16.0
j374 203 enh.l 1:= 0.8 w=16.0
j375 178 178 1 dpi. 2 1=1 6 w=2.0
j376 1 205 205 dpi. 2 1=1 6 w=2.0
j377 1 204 204 dpi. 2 1=1 6 w=2.0
j378 205 206 enh.l 1 = 8 w=16.0
j379 178 203 enh.l 1 = 8 w=16.0
j380 203 207 enh.l 1 = .8 w=16.0
j381 203 203 1 dpi. 2 1=1 .6 w=2.0
j382 208 136 enh. 1 1 = .8 w=16.0
j383 119 208 enh.l 1 = .8 w=16.0
j384 1 207 207 dpi. 2 1=1 .6 w=2.0
j385 204 205 enh. 1 1=0 .8 w=16.0
j386 204 205 enh. 1 1 = .8 w=16.0
j387 175 204 enh. 1 1 = .8 w=16.0
j388 204 enh.l 1 =0.8 w=16.0
j389 204 207 enh.l 1 = .8 w=16.0
j390 207 175 enh. 1 1 = .8 w=16.0
j391 1 206 206 dpi. 2 1=1 .6 w=2.0
j392 206 207 enh. 1 1 = .8 w=16.0
j393 206 207 enh.l 1 = .8 w=16.0
j394 209 210 enh.l 1 = .8 w=16.0
j395 208 210 enh. 1 1 = .8 w=16.0
j396 206 enh.l 1 = 0.8 w=16.0
j397 206 211 enh. 1 1 = .8 w=16.0
j398 208 125 enh. 1 1 = .8 w=16.0
j399 210 210 1 dpi. 2 1 = 1 .6 w=2.0
j400 126 208 enh. 1 1 = .8 w=16.0
j401 208 208 1 dpi. 2 1=1 .6 w=2.0
j402 208 129 enh. 1 1 = .8 w=16.0
j403 131 208 enh.l 1 = .8 w=16.0
j404 208 138 enh. 1 1 = .8 w=16.0
j405 212 194 enh. 1 1 = .8 w=16.0
j406 196 212 enh.l 1 = .8 w=16.0
j407 212 212 1 dpi. 2 1=1 .6 w=2.0
j408 212 213 enh.l 1=0. 8 w=16.0
j409 175 144 enh.l 1=0. 8 w=16.0
j410 1 214 175 enh.l 1=0. 8 w=16.0
j411 211 215 enh.l 1=0. 8 w=16.0
j412 216 211 enh.l 1 = 0. 8 w=16.0
j413 215 enh.l 1= 0.8 w=16.0
j414 211 211 1 dpi. 2 1 = 1. 6 w=2.0
j415 214 144 enh.l 1=0. 8 w=16.0
j416 1 214 214 dpi. 2 1 = 1. 6 w=2.0
j417 1 217 217 dpi. 2 1 = 1. 6 w=2.0
j418 1 216 216 dpi. 2 1 = 1. 6 w=2.0
j419 217 218 enh. 1 1=0. 8 w=16.0
j420 211 215 enh.l 1 = 0. 8 w=16.0
j421 215 219 enh.l 1 = 0. 8 w=16.0
j422 194 220 enh.l 1=0. 8 w=16.0
j423 220 220 1 dpi. 2 1=1. 6 w=2.0
j424 220 138 enh.l 1=0. 8 w=16.0
j425 212 192 enh. 1 1=0. 8 w=16.0
j426 192 192 1 dpi. 2 1=1. 6 w=2.0
j427 221 220 enh.l 1 = 0. 8 w=16.0
j428 192 220 enh. 1 1 = 0. 8 w=16.0
j429 215 215 1 dpi. 2 1=1. 6 w=2.0
j430 222 192 enh.l 1 = 0. 8 w=16.0
j431 222 131 enh. 1 1 = 0. 8 w=16.0
j432 192 223 enh. 1 1 = 0. 8 w=16.0
j433 1 219 219 dpi. 2 1=1. 6 w=2.0
j434 216 217 enh.l 1 = 0. 8 w=16.0
j435 216 217 enh.l 1 = 8 w=16.0
j436 175 216 enh.l 1 = 8 w=16.0
j437 216 enh.l 1== 0.8 w=16.0
j438 216 219 enh.l 1 = 8 w=16.0
j439 219 175 enh.l 1 = 8 w=16.0
j440 1 218 218 dpi. 2 1=1 6 w=2.0
j441 196 222 enh.l 1 = 8 w=16.0
j442 222 222 1 dpi. 2 1=1 6 w=2.0
j443 222 221 enh.l 1 = 8 w=16.0
j444 218 219 enh. 1 1 = 8 w=16.0
j445 218 219 enh. 1 1=0 8 w=16.0
j446 131 223 enh.l 1 = 8 w=16.0
j447 218 enh.l 1:=0.8 w=16.0
j448 218 210 enh.l 1 = 8 w=16.0
j449 223 223 1 dpi. 2 1=1 6 w=2.0
j450 223 138 enh. 1 1=0 8 w=16.0
j451 213 223 enh.l 1=0 8 w=16.0
j452 224 225 enh.l 1 = 8 w=16.0
j453 224 144 enh.l 1 = 8 w=16.0
j454 213 221 enh. 1 1=0 8 w=16.0
j455 213 226 enh. 1 1 = 8 w=16.0
j456 225 225 1 dpi. 2 1=1 6 w=2.0
j457 144 225 1 enh.l 1 = 8 w=16.0
j458 227 228 enh.l 1 = 8 w=16.0
j459 221 226 1 enh. 1 1 = .8 w=16.0
j460 229 230 enh.l 1=0 .8 w=16.0
j461 231 232 enh.l 1=0 .8 w=16.0
j462 226 226 1 dpi. 2 1=1 .6 w=2.0
j463 227 enh.l 1 = 0.8 w=16.0
j464 229 enh.l 1 = 0.8 w=16.0
j465 1 227 227 dpi. 2 1 = 1 .6 w=2.0
j466 227 233 enh. 1 1 = .8 w=16.0
j467 227 233 enh.l 1=0 .8 w=16.0
j468 1 233 233 dpi. 2 1=1 .6 w=2.0
j469 233 234 enh.l 1 = .8 w=16.0
j470 235 233 enh.l 1 = .8 w=16.0
j471 236 233 enh. 1 1 = .8 w=16.0
j472 230 235 enh. 1 1 = .8 w=16.0
j473 235 235 1 dpi. 2 1=1 .6 w=2.0
j474 235 enh.l 1 = 0.8 w=16.0
j475 236 enh.l 1 = 0.8 w=16.0
j476 236 230 enh.l 1 = .8 w=16.0
j477 234 236 enh. 1 1 = .8 w=16.0
j478 230 230 1 dpi. 2 1 = 1 .6 w=2.0
j479 1 236 236 dpi. 2 1 = 1 .6 w=2.0
j480 231 enh.l 1 = 0.8 w=16.0
j481 1 229 229 dpi. 2 1 = 1 .6 w=2.0
j482 229 237 enh. 1 1 = .8 w=16.0
j483 229 237 enh.l 1 = .8 w=16.0
j484 1 237 237 dpi. 2 1 = 1 .6 w=2.0
j485 237 234 enh. 1 1=0 .8 w=16.0
j486 238 237 enh.l 1=0 .8 w=16.0
j487 239 237 enh.l 1=0 .8 w=16.0
78
488 232 238 enh.l 1=0.8 w=16.0
490 238 enh.l 1=0.8 w=16.0
491 239 enh.l 1=0.8 w=16.0
492 230 235 enh.l 1=0.8 w=16.0
493 239 232 enh.l 1=0.8 w=16.0
494 234 239 enh.l 1=0.8 w=16.0
495 236 240 enh.l 1=0.8 w=16.0
496 232 232 1 dpi. 2 1 = 1.6 w=2 .
497 1 239 239 dpi . 2 1=1.6 w=2.0
498 1 231 231 dpi. 2 1=1.6 w=2.0
499 231 241 enh.l 1=0.8 w=16.0
500 231 241 enh.l 1=0.8 w=16.0
501 1 241 241 dpi. 2 1=1.6 w=2.0
502 241 234 enh.l 1=0.8 w=16.0
503 242 241 enh.l 1=0.8 w=16.0
504 243 241 enh.l 1=0.8 w=16.0
213 242 enh.l 1=0.8 w=16.0
dpi. 2 1=1.6 w=2.0
507 242 enh.l 1=0.8 w=16.0
508 243 enh.l 1=0.8 w=16.0
509 232 238 enh.l 1=0.8 w=16.0
510 243 213 enh.l 1=0.8 w=16.0
511 234 243 enh.l 1=0.8 w=16.0
512 239 244 enh.l 1=0.8 w=16.0
513 213 213 1 dpi. 2 1=1.6 w=2.0
514 1 243 243 dpi . 2 1=1.6 w=2.0
515 213 242 enh.l 1=0.8 w=16.0
516 243 245 enh.l 1=0.8 w=16.0
517 236 240 enh.l 1=0.8 w=16.0
239 244 enh.l 1=0.8 w=16.0
505
506 242 242 1
518
519 243 245 enh.l 1=0.8 w=16.0
520 1 240 240 dpi. 2 1=1.6 w=2.0
521 240 227 enh.l 1=0.8 w=16.0
522 1 244 244 dpi. 2 1=1.6 w=2.0
523 244 229 enh.l 1=0.8 w=16.0
524 1 245 245 dpi. 2 1=1.6 w=2.0
525 245 231 enh.l 1=0.8 w=16.0
526 1 246 246 dpi. 2 1=1.6 w=2.0
527 1 246 234 enh.l 1=0.8 w=16.0
j489 238 238 1 dpi. 2 1=1.6 w=2 .
j528 246 144 enh.l 1=0.8 w=16.0
j529 234 144 enh.l 1=0.8 w=16.0
j530 106 247 209 enh.l 1=0.8 w=16.0
j531 106 247 247 dpi.
2
1=1.6 w=2.0
j532 106 248 249 enh.l 1=0.8 w=16.0
j533 106 250 250 dpi. 1=1.6 w=2.0
j534 106 251 224 enh.l 1=0.8 w=16.0
j535 106 251 251 dpi . 1=1.6 w=2 .
j536 106 252 253 enh.l 1=0.8 w=16.0
j537 209 250 101 enh.l 1=0.8 w=16.0
j538 247 250 101 enh.l 1=0.8 w=16.0
j539 249 101 101 dpi. 1=1.6 w=2.0
j540 106 254 254 dpi . - - -
j541 106 255 228 enh.l
j542 106 255 255 dpi.
j543 106 256 257 enh.l 1=0.8 w=16.0
j544 224 254 101 enh.l 1=0.8 w=16.0
j545 251 254 101 enh.l 1=0.8 w=16.0
j546 250 249 101 enh.l 1=0.8 w=16.0
j547 253 101 101 dpi. 1=1.6 w=2.0
j548 106 258 258 dpi . 1=1.6 w=2 .
j549 254 253 101 enh.l 1=0.8 w=16.0
j550 228 258 101 enh.l 1=0.8 w=16.0
j551 255 258 101 enh.l 1=0.8 w=16.0
j552 257 101 101 dpi . 1=1.6 w=2.0
j553 258 257 101 enh.l 1=0.8 w=16.0
j554 106 248 106 dpi.
3
1=2.0 w=50.0
j555 106 252 106 dpi. 1=2.0 w=50.0
j556 106 256 106 dpi. 1=2.0 w=50.0
j557 106 248 106 dpi. 1=2.0 w=50.0
j558 106 252 106 dpi. 1=2.0 w=50.0
j559 106 256 106 dpi. 1=2.0 w=50.0
j560 248 101 248 dpi . 1=2.0 w=50.0
j561 252 101 252 dpi . 1=2.0 w=50.0
j562 256 101 256 dpi. 1=2.0 w=50.0
j563 248 101 248 dpi . 1=2.0 w=50.0






. tran lOps 12500ps
. MEAS avg_p>ower avg power
. MEAS roax_power max power
.MEAS rms_p>ower rms power
.MEAS TRAN Avg_P_VDD AVG P(Vdd) FROM=0.0ns TO=10ns




APPENDIX D. HSPICE CODE FOR
TDFL PNSG SIMULATION
The following HSpice file was generated by extracting a Magic GaAs layout to an HSpice
file, thus insuring an exact match between the Magic layout and the simulation.
•* HSPICE file created for simulation of TDFL PNSG
** Technology: hgaas3
** include Vitesse HGaAs3 models and parameters for hspice
.protect
. include ' /tools3/cad/meta/h92/parts/vitesse/hgaas3 .models
'
.lib ' /tools3/cad/meta/h92/parts/vitessG/hgaas3 .corners ' typical
.unprotect
* Chip power supply
Vdd 1 2.0
Vss 263 0-2.0
* Pad power and gnd
Vpad_pwr 108 2.0
Vpad_gnd 101
•CLK input at 1 GHz








INPUT SIGNALS ********) r ***** *
288 = SZR_PIN
284 = CLK_PIN




































>•*••• Internally generated 2-phase clock
NODE: 152 = PHI_1



























jO 100 101 100 dpi. 3 1=2.0 w=50.0
jl 102 101 102 dpi. 3 1=2.0 w=50.0
j2 103 101 103 dpi. 3 1=2.0 w=50.0
j3 104 101 104 dpi. 3 1=2.0 w=50.0
j4 105 101 105 dpi. 3 1=2.0 w=50.0
j5 106 101 106 dpi. 3 1=2.0 w=50.0
j6 107 101 107 dpi. 3 1=2.0 w=50.0
j7 100 101 100 dpi. 3 1=2.0 w=50.0
j8 102 101 102 dpi. 3 1=2.0 w=50.0
j9 103 101 103 dpi. 3 1=2.0 w=50.0
jlO 104 101 104 dpi. 3 1=2.0 w=50.0
jll 105 101 105 dpi. 3 1=2.0 w=50.0
jl2 106 101 106 dpi. 3 1=2.0 w=50.0
jl3 107 101 107 dpi. 3 1=2.0 w=50.0
jl4 108 100 108 dpi. 3 1=2.0 w=50.0
jl5 108 102 108 dpi. 3 1=2.0 w=50.0
jl6 108 103 108 dpi. 3 1=2.0 w=50.0
jl7 108 104 108 dpi. 3 1=2.0 w=50.0
jl8 108 105 108 dpi. 3 1=2.0 w=50.0
jl9 108 106 108 dpi. 3 1=2.0 w=50.0
j20 108 107 108 dpi. 3 1=2.0 w=50.0
j21 108 100 108 dpi. 3 1=2.0 w=50.0
j22 108 102 108 dpi. 3 1=2.0 w=50.0
j23 108 103 108 dpi. 3 1=2.0 w=50.0
j24 108 104 108 dpi. 3 1=2.0 w=50.0
j25 108 105 108 dpi. 3 1=2.0 w=50.0
j26 108 106 108 dpi. 3 1=2.0 w=50.0
j27 108 107 108 dpi. 3 1=2.0 w=50.0
j28 100 109 108 enh.l 1=0.8 w=63.2
j29 108 109 100 enh.l 1=0.8 w=63.2
j30 100 109 108 enh.l 1=0.8 w=63.2
j31 108 109 100 enh.l 1=0.8 w=63.2
j32 100 109 108 enh.l 1=0.8 w=62.4
j33 108 109 100 enh.l 1=0.8 w=63.2
j34 100 109 108 enh.l 1=0.8 w=63.2
j35 108 109 100 enh.l 1=0.8 w=63.2
j36 100 109 108 enh.l 1=0.8 w=63.2
j37 108 109 100 enh.l 1=0.8 w=63.2
j38 102 110 108 enh.l 1=0.8 w=63.2
j39 108 110 102 enh.l 1=0.8 w=63.2
j40 102 110 108 enh.l 1=0.8 w=63.2
j41 108 110 102 enh.l 1=0.8 w=63.2
j42 102 110 108 enh.l 1=0.8 w=62.4
j43 108 110 102 enh.l 1=0.8 w=63.2
j44 102 110 108 enh.l 1=0.8 w=63.2
j45 108 110 102 enh.l 1=0.8 w=63.2
j46 102 110 108 enh.l 1=0.8 w=63.2
j47 108 110 102 enh.l 1=0.8 w=63.2
j48 103 HI 108 enh.l 1=0.8 w=63.2
j49 108 111 103 enh.l 1=0.8 w=63.2
j50 103 111 108 enh.l 1=0.8 w=63.2
jSl 108 111 103 enh.l 1=0.8 w=63.2
j52 103 111 108 enh.l 1=0.8 w=62.4
j53 108 111 103 enh.l 1=0.8 w=63.2
j54 103 111 108 enh.l 1=0.8 w=63.2
j55 108 111 103 enh.l 1=0.8 w=63.2
j56 103 111 108 enh.l 1=0.8 w=63.2
j57 108 111 103 enh.l 1=0.8 w=63.2
j58 104 112 108 enh.l 1=0.8 w=63.2
j59 108 112 104 enh.l 1=0.8 w=63.2
j60 104 112 108 enh.l 1=0.8 w=63.2
j61 108 112 104 enh.l 1=0.8 w=63.2
j62 104 112 108 enh.l 1=0.8 w=62.4
j63 108 112 104 enh.l 1=0.8 w=63.2
j64 104 112 108 enh.l 1=0.8 w=63.2
j65 108 112 104 enh.l 1=0.8 w=63.2
j66 104 112 108 enh.l 1=0.8 w=63.2
j67 108 112 104 enh.l 1=0.8 w=63.2
j68 105 113 108 enh.l 1=0.8 w=63.2
j69 108 113 105 enh.l 1=0.8 w=63.2
j70 105 113 108 enh.l 1=0.8 w=63.2
j71 108 113 105 enh.l 1=0.8 w=63.2
j72 105 113 108 enh.l 1=0.8 w=63.2
j73 108 113 105 enh.l 1=0.8 w=62.4
j74 105 113 108 enh.l 1=0.8 w=63.2
j75 108 113 105 enh.l 1=0.8 w=63.2
j76 105 113 108 enh.l 1=0.8 w=63.2
j77 108 113 105 enh.l 1=0.8 w=63.2
j78 106 114 108 enh.l 1=0.8 w=63.2
j79 108 114 106 enh.l 1=0.8 w = 63.2
j80 106 114 108 enh.l 1=0.8 w = 63.2
j81 108 114 106 enh.l 1=0.8 w= 63.2
j82 106 114 108 enh.l 1=0.8 w= 63.2
j83 108 114 106 enh.l 1=0.8 w= 62.4
j84 106 114 108 enh.l 1=0.8 w=63.2
j85 108 114 106 enh.l 1=0.8 w = 63.2
j86 106 114 108 enh.l 1=0.8 w = 63.2
j87 108 114 106 enh.l 1=0.8 w = 63.2
j88 107 115 108 enh.l 1=0.8 w = 63.2
j89 108 115 107 enh.l 1=0.8 w = 63.2
j90 107 115 ia8 enh.l 1=0.8 w =63.2
j91 108 115 107 enh.l 1=0.8 w = 63.2
j92 107 115 108 enh.l 1=0.8 vy = 63.2
j93 108 115 107 enh.l 1=0.8 w =62.4
j94 107 115 108 enh.l 1=0.8 w = 63.2
j95 108 115 107 enh.l 1=0.8 v. = 63.2
j96 107 115 108 enh.l 1=0.8 V, = 63.2
j97 108 115 107 enh.l 1=0.8 v. = 63.2
j98 110 116 101 enh.l 1 = 0.8 v*r=62.0
j99 109 117 101 enh.l 1=0.8 v.r=62.0
jlOO 101 117 109 enh.l 1=0.8 w=62.0
jlOl 109 117 101 enh.l 1=0.8 w=61.6
jl02 109 118 108 dpl.l 1=0.8 w=23.2
jl03 101 116 110 enh.l 1=0.8 w=62.0
jl04 108 118 118 dpl.l 1=0.8 w=6.8
jl05 108 119 117 dpl.l 1=0.8 w=2.0
jl06 108 119 119 dpi. 2 1=1.6 w=2.0
jl07 110 116 101 enh.l 1=0.8 w=61.6
jl08 110 120 108 dpl.l 1=0.8 w=23.2
jl09 111 121 101 enh.l 1=0.8 w=62.0
jllO 108 120 120 dpl.l 1=0.8 w=6.8
jlll 101 121 111 enh.l 1=0.8 w=62.0
jll2 108 122 116 dpl.l 1=0.8 w=2.0
jll3 108 122 122 dpi. 2 1=1.6 w=2.0
jll4 111 121 101 enh.l 1=0.8 w=61.6
jll5 117 123 101 enh.l 1=0.8 w=16.0
jll6 119 123 101 enh.l 1=0.8 w=16.0
jll7 111 124 108 dpl.l 1=0.8 w=23.2
jll8 112 125 101 enh.l 1=0.8 w=62.0
jll9 108 124 124 dpl.l 1=0.8 w=6.8
jl20 101 125 112 enh.l 1=0.8 w=62.0
jl21 108 126 121 dpl.l 1=0.8 w=2.0
jl22 108 126 126 dpi. 2 1=1.6 w=2.0
jl23 112 125 101 enh.l 1=0.8 w=61.6
jl24 116 127 101 enh.l 1=0.8 w=16.0
jl25 122 127 101 enh.l 1=0.8 w=16.0
jl26 112 128 108 dpl.l 1=0.8 w=23.2
jl27 113 129 108 dpl.l 1=0.8 w=23.2
jl28 108 128 128 dpl.l 1=0.8 w=6.8
jl29 108 129 129 dpl.l 1=0.8 w=6.8
jl30 113 130 101 enh.l 1=0.8 w=62.0
jl31 108 131 125 dpl.l 1=0.8 w=2.0
jl32 108 131 131 dpi. 2 1=1.6 w=2.0
jl33 108 132 132 dpi. 2 1=1.6 w=2.0
jl34 108 132 130 dpl.l 1=0.8 w=2.0
jl35 121 133 101 enh.l 1=0.8 w=16.0
jl36 126 133 101 enh.l 1=0.8 w=16.0
J137 125 134 101 enh.l 1=0.8 w=16.0
jl38 131 134 101 enh.l 1=0.8 w=16.0
jl39 114 135 108 dpl.l 1=0.8 w=23.2
jl40 101 130 113 enh.l 1=0.8 w=62.0
jl41 108 135 135 dpl.l 1=0.8 w=6.8
jl42 114 136 101 enh.l 1=0.8 w=62.0
jl43 113 130 101 enh.l 1=0.8 w=61.6
jl44 108 137 137 dpi. 2 1=1.6 w=2.0
jl45 108 137 136 dpl.l 1=0.8 w=2.0
jl46 132 138 101 enh.l 1=0.8 w=16.0
jl47 130 138 101 enh.l 1=0.8 w=16.0
jl48 115 139 108 dpl.l 1=0.8 w=23.2
jl49 101 136 114 enh.l 1=0.8 w=62.0
jl50 108 139 139 dpl.l 1=0.8 w=6.8
jl51 115 140 101 enh.l 1=0.8 w=62.0
jl52 114 136 101 enh.l 1=0.8 w=61.6
jl53 137 141 101 enh.l 1=0.8 w=16.0
jl54 136 141 101 enh.l 1=0.8 w=16.0


















































































101 121 124 enh.l
101 125 128 enh.l
101 130 129 enh.l
108 142 142 dpi.
2
108 142 140 dpl.l
101 140 115 enh.l
115 140 101 enh.l
142 143 101 enh.l
140 143 101 enh.l
101 117 118 enh.l
101 136 135 enh.l
101 140 139 enh.l
1 123 123 dpi. 2 1:
1 144 144 dpi. 2 1=
1 127 127 dpi. 2 1:
1 145 145 dpi. 2 1:
1 133 133 dpi. 2 1:
1 146 146 dpi. 2 1:
1 134 134 dpi. 2 1:
1 147 147 dpi. 2 1:
1 138 138 dpi. 2 1:
1 148 148 dpi. 2 1:
1 141 141 dpi. 2 1:
1 149 149 dpi. 2 1:
1 143 143 dpi. 2 1^
1 150 150 dpi. 2 1^
151 152 153 dpl.l
123 144 enh.l 1^
144 153 enh.l 1^
154 152 155 dpl.l
127 145 enh.l 1:
145 155 enh.l 1^
156 152 157 dpl.l
133 146 enh.l 1^
146 157 enh.l 1
158 152 159 dpl.l
134 147 enh.l 1
147 159 enh.l 1
160 152 161 dpl.l
138 148 enh.l
148 161 enh.l



















































































1 167 156 dpl.l 1
1 152 170 dpl.l 1
1 167 158 dpl.l 1
1 152 171 dpl.l 1
1 167 160 dpl.l 1
1 152 172 dpl.l 1
1 167 162 dpl.l 1
1 152 173 dpl.l 1
1 167 164 dpl.l 1
174 152 175 dpl.l
166 167 176 dpl.l
177 167 166 dpl.l
151 152 178 dpl.l
179 152 151 dpl.l
168 167 180 dpl.l
181 167 168 dpl.l
152 182 dpl.l
166 enh. 2 1=7
enh.l 1
enh.l 1
151 enh. 2 1=9
184 152 154 dpl.l
169 167 185 dpl.l
186 167 169 dpl.l
156 152 187 dpl.l
enh.l 1
enh. 2 1=7




































































j236 181 183 enh.l 1=0.8 w=2.0
j237 154 enh. 2 1=9.2 w=9.2
j238 188 152 156 dpl.l 1=0.8 w=2.
j239 170 167 189 dpl.l 1=0.8 w=2.
j240 190 167 170 dpl.l 1=0.8 w=2.
j241 158 152 191 dpl.l 1=0.8 w=2.
j242 182 181 enh.l 1=0.8 w=6.0
j243 169 enh. 2 1=7.2 w=7.2
j244 185 184 enh.l 1=0.8 w=6.0
j245 186 183 enh.l 1=0.8 w=2.0
j246 156 enh. 2 1=9.2 w=9.2
j247 192 152 158 dpl.l 1=0.8 w=2.
j248 171 167 193 dpl.l 1=0.8 w=2.
j249 194 167 171 dpl.l 1=0.8 w=2.
j250 160 152 195 dpl.l 1=0.8 w=2.
j251 187 186 enh.l 1=0.8 w=6.0
j252 170 enh. 2 1=7.2 w=7.2
j253 189 188 enh.l 1=0.8 w=6.0
j254 190 183 enh.l 1=0.8 w=2.0
j255 158 enh. 2 1=9.2 w=9.2
j256 196 152 160 dpl.l 1=0.8 w=2.
j257 172 167 197 dpl.l 1=0.8 w=2.
j258 198 167 172 dpl.l 1=0.8 w=2.
j259 162 152 199 dpl.l 1=0.8 w=2.
j260 191 190 enh.l 1=0.8 w=6.0
j261 171 enh. 2 1=7.2 w=7.2
j262 193 192 enh.l 1=0.8 w=6.0
j263 194 183 enh.l 1=0.8 w=2.0
j264 160 enh. 2 1=9.2 w=9.2
j265 200 152 162 dpl.l 1=0.8 w=2.
j266 173 167 201 dpl.l 1=0.8 w=2.
j267 202 167 173 dpl.l 1=0.8 w=2.
j268 164 152 203 dpl.l 1=0.8 w=2.
j269 195 194 enh.l 1=0.8 w=6.0
j270 172 enh. 2 1=7.2 w=7.2
j271 197 196 enh.l 1=0.8 w=6.0
j272 198 183 enh.l 1=0.8 w=2.0
j273 162 enh. 2 1=9.2 w=9.2
j274 199 198 enh.l 1=0.8 w=6.0
j275 173 enh. 2 1=7.2 w=7.2
j276 201 200 enh.l 1=0.8 w=6.0
j277 202 183 enh.l 1=0.8 w=2 .
j278 164 enh. 2 1=9.2 w=9.2
j279 203 202 enh.l 1=0.8 w=6.0
j280 1 167 204 dpl.l 1=0.8 w=2.0
j281 204 152 205 dpl.l 1=0.8 w=2..0
j282 1 183 183 dpi. 2 1=1.6 w=2.0
j283 1 152 206 dpl.l 1=0.8 w=2.0
j284 206 167 207 dpl.l 1=0.8 w=2.,0
j285 1 167 208 dpl.l 1=0.8 w=2.0
j286 205 209 enh.l 1=0.8 w=6.0
j287 206 167 209 dpl.l 1=0.8 w=2..0
j288 204 152 210 dpl.l 1=0.8 w=2..0
j289 183 210 enh.l 1=0.8 w=16.0
j290 204 enh. 2 1=7.2 w=7.2
j291 211 205 enh.l 1=0.8 w=6.0
j292 207 212 enh.l 1=0.8 w=6.0
j293 208 152 213 dpl.l 1=0.8 w=2,.0
j294 151 152 212 dpl.l 1=0.8 w=2 .0
j295 214 167 211 dpl.l 1=0.8 w=2 .0
j296 206 enh. 2 1=9.2 w=9.2
j297 215 207 enh.l 1=0.8 w=6.0
j298 1 152 216 dpl.l 1=0.8 w=2.0
j299 216 167 217 dpl.l 1=0.8 w=2 .0
j300 216 167 218 dpl.l 1=0.8 w=2 .0
j301 1 167 219 dpl.l 1=0.8 w=2.0
j302 217 220 enh.l 1=0.8 w=6.0
j303 219 152 221 dpl.l 1=0.8 w=2 .0
j304 154 152 220 dpl.l 1=0.8 w=2 .0
j305 219 152 215 dpl.l 1=0.8 w=2 .0
j306 207 222 enh.l 1=0.8 w=6.0
j307 208 152 222 dpl.l 1=0.8 w=2 .0
j308 218 213 enh.l 1=0.8 w=6.0
j309 208 enh. 2 1=7.2 w=7.2
j310 216 enh. 2 1=9.2 w=9.2
j311 223 217 enh.l 1=0.8 w=6.0
j312 1 152 224 dpl.l 1=0.8 w=2.0
j313 224 167 225 dpl.l 1=0.8 w=2 .0
j314 224 167 226 dpl.l 1=0.8 w=2 .0
j315 225 227 enh.l 1=0.8 w=6.0
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316 160 152 227 dpi
317 156 152 223 dpi.
318 217 228 enh.l
319 151 152 228 dpi
320 226 221 enh.l
?21 219 enh.2 1
322 224 enh.2 1
323 229 225 enh.l
324 162 152 229 dpi.
325 225 230 enh.l
326 158 152 230 dpi.
327 231 enh.2 1
328 232 233 enh.l
329 234 235 enh.l
330 175 enh.2 1
331 236 152 233 dpi
332 237 enh.2 1
333 238 239 enh.l
334 240 241 enh.l
335 242 152 240 dpi.
336 232 167 243 dpi.
337 241 167 244 dpi.
338 235 152 175 dpi.
339 231 167 234 dpi
340 244 243 231 enh
341 243 244 231 enh
342 175 167 1 dpl.l
343 245 246 enh.l
344 236 enh.2 1:
345 158 152 239 dpi
346 247 248 enh.l
347 160 152 247 dpi
348 238 167 249 dpi
349 248 167 250 dpi
350 231 152 1 dpl.l
351 244 152 1 dpl.l
352 243 152 1 dpl.l
353 246 152 236 dpi
354 237 167 245 dpi
355 250 249 237 enh
356 249 250 237 enh
357 236 167 1 dpl.l
358 1 251 252 enh.l
359 251 152 253 dpi
360 237 152 1 dpl.l
361 250 152 1 dpl.l
362 249 152 1 dpl.l
363 1 254 255 dpl.l
364 1 152 256 dpl.l
365 1 167 242 dpl.l
366 257 152 258 dpi
367 256 167 259 dpi
368 260 167 256 dpi
369 242 152 261 dpi
370 252 167 214 dpi
371 256 enh.2 1
372 259 257 enh.l
373 214 152 dpl.l
374 214 enh.2 1
375 242 enh.2 1
376 262 255 262 dpi
377 152 262 162 dpi
378 261 260 enh.l
379 152 263 263 dpi
380 263 263 167 dpi























. 1 1=0.8 w=2.
.1 1=0.8 w=2.
.1 1=0.8 w=8.

























.1 1=0.8 w=2 .0
.1 1=0.8 w=2 .0
.1 1=0.8 w=2 .0
.1 1=0.8 w=2 .0






.3 1=2.0 w=4 .0
.3 1=2.0 w=4 .0
1=0.8 w=6.0
.1 1=0.8 w=2 .0
.1 1=0.8 w=2 .0
.3 1=2.0 w=4 .0
j382 167 264 167 dpi. 3 1=2. w=4.0
j383 266 267 enh.l 1 = 0.8 w= 16.0
j384 268 266 enh. 1 1 = 0.8 w= 16.0
j385 269 268 enh. 1 1 = 0.8 w= 16.0
j386 267 254 enh.l 1 = 0.8 w= 16.0
j387 267 270 enh. 1 1 = 0.8 w= 16.0
j388 267 267 1 dpi. 2 1 = 1.6 w= 2.0
j389 266 266 1 dpi. 2 1 = 1.6 w= 2.0
j390 268 268 1 dpi. 2 1 = 1.6 w= 2.0
j391 271 269 enh.l 1 = 0.8 w= 16.0
j392 254 270 1 enh. 1 1= 0.8 w= 16.0
j393 270 270 1 dpi. 2 1= 1.6 w= 2.0
j394 269 269 1 dpi. 2 1= 1.6 w= 2.0
j395 269 272 enh.l 1 = 0.8 w= 16.0
j396 1 273 274. enh.l 1 = 0.8 w=-16.0
j397 1 273 273 dpi. 2 1 = 1.6 w= 2.0
j398 1 275 275 dpi. 2 1 = 1.6 w= 2.0
j399 1 272 272 dpi. 2 1= 1.6 w==2.0
j400 1 276 276 dpi. 2 1=:1.6 w==2.0
j401 266 277 enh.l 1==0.8 w== 16.0
j402 1 271 271 dpi. 2 1=:1.6 w==2.0
j403 277 277 1 dpi. 2 1==1.6 w==2.0
j404 274 275 enh. 1 1 ==0.8 w== 16.0
j405 273 275 enh. 1 1 =:0.8 w== 16.0
j406 275 272 enh.l 1 ==0.8 w== 16.0
j407 272 276 enh.l 1 ==0.8 w== 16.0
j408 276 277 enh. 1 1 ==0.8 w== 16.0
j409 277 278 enh. 1 1 ==0.8 W:= 16.0
j410 271 278 enh. 1 1 ==0.8 w== 16.0
j411 265 274 1 dpl.l 1 ==0.8 w== 10.0
j412 108 279 253 enh 1 1=0 8 w=16.
j413 108 279 279 dpi 2 1 = 1 6 w=2.C
j414 108 280 281 enh 1 1 = 8 w=16.
j415 108 282 282 dpi 2 1 = 1 6 w=2.C
j416 108 283 283 dpi 2 1 = 1 6 w=2.C
j417 108 284 285 enh 1 1=0 8 w=16.
j418 253 282 101 enh 1 1=0 8 w=16.
j419 279 282 101 enh 1 1=0 8 w=16.
j420 281 101 101 dpi 2 1 = 1 6 w=2.C
j421 108 286 286 dpi 2 1 = 1 .6 w=2.C
j422 108 286 278 enh 1 1=0 .8 w=16.
j423 108 287 258 enh 1 1=0 .8 w=16.
j424 108 287 287 dpi 2 1=1 .6 w=2.C)
j425 108 288 289 enh 1 1 = .8 w=16.
j426 283 285 101 enh .1 1=0 .8 w=16
j427 282 281 101 enh .1 1 = .8 w=16
j428 285 101 101 dpi .2 1=1 .6 w=2.0
j429 108 290 290 dpi .2 1=1 .6 w=2.0
j430 286 283 101 enh .1 1 = .8 w=16
j431 278 283 101 enh .1 1 = .8 w=16
j432 258 290 101 enh .1 1 = .8 w=16
j433 287 290 101 enh .1 1=0 .8 w=16
j434 289 101 101 dpi .2 1=1 .6 w=2.0
j435 290 289 101 enh .1 1 = .8 w=16
j436 108 280 108 dpi .3 1=2 .0 w=50
j437 108 284 108 dpi .3 1 = 2 .0 w=50
j438 108 288 108 dpi .3 1 = 2 .0 w=50
j439 108 280 108 dpi .3 1=2 .0 w=50
j440 108 284 108 dpi .3 1 = 2 .0 w=50
j441 108 288 108 dpi .3 1 = 2 .0 w=50
j442 280 101 280 dpi .3 1 = 2 .0 w=50
j443 284 101 284 dpi .3 1=2 .0 w=50
j444 288 101 288 dpi .3 1=2 .0 w=50
j445 280 101 280 dpi .3 1 = 2 .0 w=50
j446 284 101 284 dpi .3 1 = 2 .0 w=50




.MEAS avg_power avg power
.MEAS max_power max power
. MEAS nns_power rms power
.MEAS TRAN Avg_P_VDD AVG P(Vdd) FROM=0.0ns TO=20ns
.MEAS TRAN Avg_P_VSS AVG P(Vss) FROM=0.0ns TO=20ns
.end
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APPENDIX E. C++ CODE FOR TOTAL
GATE AREA CALCULATION
/* Gate-area . cpp
* *
** Program computes the total gate area of a






int main(int argc, char *argv[])
{
ifstream f_HSpice (argv[l] ) ; // Instantiate an input stream
string text_line, len_str , wid_str
;
double len_f It , wid_f It , tot_area=0 . ;
size_t len_beg, len_end, wid_beg, wid_end;
if (f_HSpice)
{
while ( ! f_HSpice.eof )
{
text_line. read_line ( f_HSpice)
;
if ( text_line.contains ( " 1=" ) ) {
len_beg = text_line . find( "1=" ) +2
;
len_end = text_line . find ( " . " , len_beg) +2
;
len_str = text_line . substr (len_beg, len_end-len_beg)
;
len_flt = atof {len_str .c_str ( ) )
;
wid_beg = text_line . f ind( "w=" ) +2
wid_end = text_line . f ind( " . " , wid_beg) +2
wid_str = text_line . substr {wid_beg, wid_end-wid_beg)
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